Top schematic with labels: TB, 1k, 4013, GPO GP2, 10k, 10k, 3V3

Truth table:

FB	GP2	OE
1	1	1
0	1	1
1	0	1
0	0	1
1	Z	0
0	Z	0

Right sketch: TB — 1k — GP2, 3V3

if $d-w < 22$
  DST = 0

if $d-w \geq 22$
  DST = 1

  SO = 0
  MC = 1
  DI = 2
  MI = 3
  DO = 4
  FR = 5
  SA = 6

late = 27. März
early = 22. März

if $m \geq 3$ then
  if $w = 0$ then
    if $d \geq 22$ then
      DY

else

$5 \times \bullet = 5$
$+ 4 \times 7 \times 1 = 28$
———
→ 5× 74HC595

33 / 35
35 - 2
↑
GND

	≤	28
22 = 3,5	25	24
23 = 4,6	27	29
24 = 5,0	29	24
25 = 6,1	31	26
26 = 0,2	26	28
27 = 1,3	28	30
28 = 2,4	30	32

1,4,2.
13

3,4,5

6. Pinning information

6.1 Pinning

Fig 3. Pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Q, 2Q	1, 13	true output
$1\overline{Q}$, $2\overline{Q}$	2, 12	complement output
1CP, 2CP	3, 11	clock input (LOW to HIGH edge-triggered)
1CD, 2CD	4, 10	asynchronous clear-direct input (active HIGH)
1D, 2D	5, 9	data input
1SD, 2SD	6, 8	asynchronous set-direct input (active HIGH)
V_{SS}	7	ground (0 V)
V_{DD}	14	supply voltage

7. Functional description

Table 3. Function table[1]

Control			Input	Output	
nSD	nCD	nCP	nD	nQ	$\overline{nQ}$
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	H	H
L	L	↑	L	L	H
L	L	↑	H	H	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition.

HEF4013B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 9 — 10 December 2015

3 of 16

2 light
0 ws

6. Pinning information

○ SSR (+)
△ VCC

6.1 Pinning

PGS

100k

0 ¹
0 ²

GP

100n

1k

initial off

Fig 3. Pin configuration

001aag085

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Q, 2Q	1, 13	true output
1Q̄, 2Q̄	2, 12	complement output
1CP, 2CP	3, 11	clock input (LOW to HIGH edge-triggered)
1CD, 2CD	4, 10	asynchronous clear-direct input (active HIGH)
1D, 2D	5, 9	data input
1SD, 2SD	6, 8	asynchronous set-direct input (active HIGH)
V_{SS}	7	ground (0 V)
V_{DD}	14	supply voltage

7. Functional description

Table 3. Function table[1]

Control			Input	Output	
nSD	nCD	nCP	nD	nQ	nQ̄
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	H	H
L	L	↑	L	L	H
L	L	↑	H	H	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition.

HEF4013B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 9 — 10 December 2015

3 of 16