```
Sep 30, 22 19:57
                                      router.sv
                                                                        Page 1/9
'timescale 1ns/1ps
'default_nettype none
module router # ( parameter NumPorts = 4, PassThrough=4'b0011 )
  ( input wire CLK, RST,
    input wire [NumPorts-1:0][63:0]
    input wire [NumPorts-1:0]
                                      D VALID,
    output wire [NumPorts-1:0]
                                     D BP.
    output wire [NumPorts-1:0][63:0] O,
    output wire [NumPorts-1:0]
                                      O VALID,
    input wire [NumPorts-1:0]
                                      O BP,
    output wire [NumPorts-1:0]
                                     O SOF
                                            // used to generate PE RST
   // RX buffer to router core
  wire [NumPorts-1:0][63:0]
  wire [NumPorts-1:0]
                                      D VALIDi, D BPi, COLi;
  // Passthrough signals
  wire [NumPorts-1:0][63:0]
                                     PT;
  wire [NumPorts-1:0]
                                      PT VALID;
  generate
     genvar
                                  i;
     for (i=0; i<NumPorts; i=i+1) begin : rxbuf_gen
        wire [63:0] BUF_D = PT_VALID[i] ? PT[i] : D[i];
        wire
                    BUF_DV = D_VALID[i] | PT_VALID[i];
        router rx buf rxbuf
             ( .CLK(CLK), .RST(RST),
               .D VALID (BUF DV),
                                                     // I
                                                     // 0
               .D_BP (D_BP [i]),
                      (BUF_D), // I
               .O VALID(D VALIDi[i]),
                                                     // 0
               .O BP (D BPi [i]),
                                                     // I
               .0
                      (Di
                               [i]),
                                      // 0
                                                     // I
               .COLLISION(COLi [i])
              );
     end
  endgenerate
  router_core # (.NumPorts(NumPorts), .PassThrough(PassThrough) ) rc
    ( .CLK(CLK), .RST(RST),
       .D
               (Di),
                            // I
       .D_VALID(D_VALIDi),
                            // I
       .D_BP (D_BPi),
                            // 0
       .COLLISION(COLi),
                            // 0
                 (PT), // O
       .PT_VALID (PT_VALID), // O
                             // 0
               (Q),
       .Q_VALID(Q_VALID),
                            // 0
                            // I
       .O BP (O BP),
       .Q_SOF (Q_SOF)
                            // 0
     );
```

```
router.sv
 Sep 30, 22 19:57
                                                                          Page 2/9
endmodule // router
module router rx buf
 ( input wire CLK, RST,
    input wire
                       D VALID,
    input wire [63:0]
                       D.
    output wire
                       D BP,
                       O VALID,
    output wire
    output wire [63:0] O,
    input wire
                       O BP.
   input wire
                       COLLISION
  );
  wire [63:0]
                       FIFO O:
  wire
                       RD EN;
  wire
                       FIFO VALID;
   fwft_64x512_afull fwft
    ( .clk(CLK), .srst(RST),
       .din (D), .wr_en(D_VALID), .prog_full(D_BP),
       .dout(FIFO_Q), .valid(FIFO_VALID), .rd_en(RD_EN)
       );
  // EOF detector
  req [31:0]
                       Q_TOGO, Q_TOGO_R;
                       EOF = (Q_VALID & Q_TOGO==1);
  wire
  always @ (posedge CLK) begin
     if (RST | COLLISION) begin
         O TOGO <= 0;
      end else begin
         if (O VALID) begin
            if (Q_TOGO==0) begin
               O TOGO \leftarrow (O[63:56]!=8'h01) ? O[31:0] : 0;
            end else begin
               O TOGO <= 0 TOGO - 1;
            end
         end
      end
  end
  // Write to Backup
                       COLLISION_R;
  reg [63:0]
                       BUP [0:15];
                       BUP_WA, BUP_WA_R; // address for 16 words
  reg [3:0]
  rea
                       RE TX;
  always @ (posedge CLK) begin
     COLLISION_R <= COLLISION;
     if (RST) begin
        BUP_WA \leq 0;
        BUP_WA_R <= 8'hff;
         RE TX \leq 0;
      end else begin
        if (EOF) begin
            BUP WA \leq 0;
```

```
Sep 30, 22 19:57
                                      router.sv
                                                                        Page 3/9
            BUP_WA_R <= 8'hff;
           RE TX <= 0;
         end else begin
           if (COLLISION) RE TX <= 1;
//
            if (~COLLISION & O VALID & ~RE TX) begin
           if (~COLLISION R & COLLISION) begin
              BUP WA R <= BUP WA;
               BUP WA \leq 0;
            end else
                             if (~COLLISION & O VALID & ~&BUP WA) begin
              BUP WA <= BUP WA+1;
               BUP[BUP WA] <= O;
            end
         end
     end
   end
   // Read from Backup
   reg [3:0] BUP_RA;
  always @ (posedge CLK) begin
     if (RST) begin
        BUP_RA <= 0;
     end else begin
        if (COLLISION | EOF)
          BUP RA \leq 0;
        else begin
           if (RE_TX) begin
              if(~Q_BP & (BUP_RA != BUP_WA_R)) BUP_RA <= BUP_RA+1;
        end
     end
   end
  wire RE TX DONE = RE TX & (BUP WA R==BUP RA);
  assign RD EN = ~O BP & ~COLLISION & (RE TX ? RE TX DONE : 1);
  assign O = (RE TX & ~RE TX DONE) ? BUP[BUP RA] : FIFO O;
  assign Q_VALID = RD_EN & FIFO_VALID | (RE_TX & ~COLLISION & ~Q_BP & BUP_WA_R!
=BUP_RA) ;
endmodule // router rx buf
module router_core # ( parameter NumPorts = 4, PassThrough=4'b0011 )
   ( input wire CLK, RST,
    input wire [NumPorts-1:0][63:0] D,
    input wire [NumPorts-1:0]
                                      D_VALID,
    output wire [NumPorts-1:0]
                                      D BP.
    output wire [NumPorts-1:0]
                                      COLLISION,
    output wire [NumPorts-1:0][63:0] PT,
    output wire [NumPorts-1:0]
                                      PT VALID,
    output wire [NumPorts-1:0][63:0] Q,
    output wire [NumPorts-1:0]
                                      Q_VALID,
    input wire [NumPorts-1:0]
                                      O BP,
    output wire [NumPorts-1:0]
                                      O SOF
    );
```

```
Sep 30, 22 19:57
                                    router.sv
                                                                      Page 4/9
 // - - - - - - - - - - - - - - - - -
 // Crossbar outputs
 wire [NumPorts-1:0][63:0]
                                    CB O;
                                    CB Q HDR VALID, CB Q PLD VALID;
 wire [NumPorts-1:0]
 // - - - - - - - -
 // Router sink ports x4
 wire [NumPorts-1:0][7:0]
                              DEST:
 wire [NumPorts-1:0]
                              DEST_VALID, SOF, EOF, HDR_VALID, PLD_VALID;
 wire [NumPorts-1:0][63:0]
                              FRAME;
 reg [NumPorts-1:0][63:0]
                              D_R;
 reg [NumPorts-1:0]
                              D VR:
 always @ (posedge CLK) begin
   D R <= D:
    D VR <= D VALID;
 end
 genvar i;
 generate
    for (i=0; i<NumPorts; i=i+1) begin : router_sink_gen
       wire [63:0] SINK_D;
       wire
                   SINK_D_VALID;
       // per lane connection signals
       wire [63:0] Dc = D_R [i];
       wire [63:0] CB_Qc = CB_Q[i];
       wire [63:0] PTc;
       assign PT[i] = PTc;
       // Header pass-through logic
       if (PassThrough[i]) begin
          // pass-through logic before router sink for PEs
          assign SINK D = Dc;
          assign SINK D VALID = D VR[i];
          assign Q_VALID[i] = CB_Q_PLD_VALID[i];
                            = CB_Q_HDR_VALID[i] ? CB_Qc : 0;
          assign PTc
          assign PT_VALID[i] = CB_Q_HDR_VALID[i];
       end else begin // No pass-through ports (PCIe/Aurora)
          assign SINK D
                            = Dc;
          assign SINK_D_VALID = D_VR[i];
          assign Q_VALID[i] = CB_Q_PLD_VALID[i] | CB_Q_HDR_VALID[i];
          assign PT_VALID[i] = 0;
       end
       router_sink uut_rs
         ( .CLK(CLK), .RST(RST | COLLISION[i]),
           // from source
           .D (SINK_D),
           .D_VALID (SINK_D_VALID),
           // to matrix
           .DEST(DEST[i]),
           .DEST VALID (DEST VALID [i]),
           .SOF(SOF[i]), .EOF(EOF[i]),
           .FRAME (FRAME [i]),
```

```
Sep 30, 22 19:57
                                       router.sv
                                                                         Page 5/9
             .HEADER_VALID (HDR_VALID[i]),
             .PAYLOAD_VALID(PLD_VALID[i])
      end // block: router_sink_gen
   endgenerate
   router cb # ( .NumPorts(NumPorts) ) cb
     ( .CLK(CLK), .RST(RST),
       .D (FRAME),
       .DEST ( DEST ).
       .DEST_VALID (DEST_VALID),
       .D HDR VALID (HDR VALID),
       .D PLD VALID (PLD VALID),
       .D SOF (SOF).
       .D EOF (EOF),
       .D BP (D BP),
       .COLLISION (COLLISION),
                   (CB_Q),
       .Q_HDR_VALID(CB_Q_HDR_VALID),
       .Q_PLD_VALID (CB_Q_PLD_VALID),
       .O SOF
                   (O SOF),
       .O EOF
                   (),
       .Q_BP
                   (Q_BP)
      );
   assign Q = CB_Q;
  // O VALID is under control of PassThrough[x]
endmodule // router core
module router_cb # ( parameter NumPorts = 4 )
   ( input wire CLK, RST,
     input wire [NumPorts-1:0][63:0] D,
     input wire [NumPorts-1:0][7:0]
     input wire [NumPorts-1:0]
                                       DEST VALID, D HDR VALID, D PLD VALID,
     input wire [NumPorts-1:0]
                                       D SOF, D EOF,
     output wire [NumPorts-1:0]
                                      D_BP, COLLISION,
     output wire [NumPorts-1:0][63:0] Q,
     output wire [NumPorts-1:0]
                                       Q_HDR_VALID, Q_PLD_VALID, Q_SOF, Q_EOF,
     input wire [NumPorts-1:0]
                                       O BP
    );
   wire [NumPorts-1:0] [NumPorts-1:0] D_BPi, COLi;
                                    i;
  generate
      for (i=0; i<NumPorts; i=i+1) begin : mux_gen
         router_mux4 # ( .NumPorts(NumPorts), .PortNo(i+1) ) rm
             ( .CLK(CLK), .RST(RST),
               .D(D),
               .DEST
                            (DEST).
                                           .DEST_VALID (DEST_VALID),
               .D_HDR_VALID(D_HDR_VALID), .D_PLD_VALID(D_PLD_VALID),
               .D_SOF
                           (D_SOF),
                                           .D_EOF
                                                       (D_EOF),
               .D BP
                           (D_BPi[i]),
               .COLLISION (COLi [i]),
                                        [i]),
               .Q_HDR_VALID(Q_HDR_VALID[i]),
```

```
router.sv
 Sep 30, 22 19:57
                                                                         Page 6/9
               .Q_PLD_VALID(Q_PLD_VALID[i]),
               .O SOF
                           (Q_SOF
                                       [i]),
                                       [i]),
               .O EOF
                           (O EOF
                                       [i])
               .O BP
                           (O BP
               );
      end
  endgenerate
  // OR'ing all D BPi[]
  // assign D_BP = D_BPi[0] | D_BPi[1] | D_BPi[2] | D_BPi[3];
  channel_or # ( .Width(NumPorts), .NumCh(NumPorts) ) d_bp_or
    ( .D(D BPi), .O(D BP) );
  channel_or # ( .Width(NumPorts), .NumCh(NumPorts) ) col or
    (.D(COLi), .O(COLLISION));
endmodule // router cb
module channel_or # ( parameter Width=64, NumCh=4 )
  (input wire [Width-1:0][NumCh-1:0] D,
    output wire [Width-1:0] O );
  wire [Width-1:0] [NumCh-1:0] TEMP;
  assign TEMP[0] = D[0];
  generate
                               i;
      genvar
      for (i=1; i<NumCh; i=i+1) begin : or_gen</pre>
        assign TEMP[i] = D[i] | TEMP[i-1];
     end
  endgenerate
  assign Q = TEMP[NumCh-1];
endmodule // channel or
module router_mux4 # (parameter NumPorts = 4, PortNo = 1) // 4 to 1 switch
   ( input wire CLK, RST,
    input wire [NumPorts-1:0][63:0] D,
    input wire [NumPorts-1:0][7:0] DEST,
    input wire [NumPorts-1:0]
                                     DEST_VALID, D_HDR_VALID, D_PLD_VALID,
    input wire [NumPorts-1:0]
                                     D_SOF, D_EOF,
    output wire [NumPorts-1:0]
                                     D BP, COLLISION,
    output wire [63:0]
    output wire
                                     Q_HDR_VALID, Q_PLD_VALID, Q_SOF, Q_EOF,
    input wire
                                     O BP
    );
  // SOF detection
  wire [NumPorts-1:0]
                                     SOF DETECT:
  reg [NumPorts-1:0]
                                     SOF DETECTr;
   assign SOF_DETECT[3] = D_SOF[3] & (DEST[3] == PortNo);
   assign SOF_DETECT[2] = D_SOF[2] & (DEST[2] == PortNo);
```

```
Sep 30, 22 19:57
                                     router.sv
                                                                       Page 7/9
 assign SOF_DETECT[1] = D_SOF[1] & (DEST[1] == PortNo);
 assign SOF_DETECT[0] = D_SOF[0] & (DEST[0] == PortNo);
  // Source switching on SOF DETECT and corresponding EOF
  reg [NumPorts-1:0]
                                   SRC PORT;
 always @ (posedge CLK) begin
    if (RST) begin
       SRC PORT <= 0;
       SOF DETECTr <= 0;
    end else begin
       SOF DETECTr <= SOF DETECT;
       if (SRC PORT == 0) begin
          casex (SOF_DETECT)
            4'bxxx1: SRC_PORT <= 4'b0001;
            4'bxx10: SRC PORT <= 4'b0010;
            4'bx100: SRC_PORT <= 4'b0100;
            4'b1000: SRC_PORT <= 4'b1000;
            default: SRC_PORT <= 0;</pre>
          endcase // casex (SOF_DETECT)
        end else begin
          if (SRC PORT & D EOF) SRC PORT <= 0;
       end
    end
  end // always @ (posedge CLK)
  // - - - - - - - -
  // Collision detection
  reg [NumPorts-1:0] CD;
                    EOF_DETECT = | (SRC_PORT & D_EOF);
 wire
  always @ (posedge CLK) begin
    if (RST) begin
       CD <= 0;
    end else begin
       CD <= (SRC PORT==0) ? (SOF DETECT & ~SRC PORTi) : // may be slow...
             (EOF_DETECT ? 0 : // end of session
              CD | SOF DETECT); // secondary collision
    end
 end
  * /
 reg [2:0]
                 EOF CNT;
                    EOF_CNT_FULL = &EOF_CNT;
 wire
 always @ (posedge CLK) begin
    if (RST) begin
       CD <= 0;
       EOF_CNT <= 0;
    end else begin
       if (EOF_DETECT) EOF_CNT <= 1;
       else EOF_CNT <= (EOF_CNT != 0) ? EOF_CNT+1 : 0;</pre>
       if (CD==0) begin
          CD <= (SOF_DETECTr & ~SRC_PORT);
        end else begin
           CD <= EOF CNT FULL ? 0 : // end of session
                CD | SOF_DETECT; // secondary collision
       end
     end
```

```
router.sv
 Sep 30, 22 19:57
                                                                       Page 8/9
  end
  assign COLLISION = CD;
  // - - - - - - - -
  // registered output
  reg [63:0] Oi;
           O_HDR_VALIDi, O_PLD_VALIDi, O_SOFi, O_EOFi;
  reg [3:0] D BPi;
  always @ (posedge CLK) begin
     Q_SOFi <= (SRC_PORT==0) & (|SOF_DETECT);
     O EOFi <= | (D EOF & SRC PORT);
     Q_HDR_VALIDi <= | (D_HDR_VALID & SRC_PORT);
     O PLD VALIDi <= (D PLD VALID & SRC PORT);
     Qi <= SRC_PORT[3] ? D[3] :
           SRC_PORT[2] ? D[2] :
           SRC PORT[1] ? D[1] :
           SRC_PORT[0] ? D[0] : 64'h0;
     D BPi <= O BP ? SRC PORT : 0;
  end
  assign Q = Qi;
  assign Q_HDR_VALID = Q_HDR_VALIDi;
  assign Q_PLD_VALID = Q_PLD_VALIDi;
  assign O SOF = O SOFi;
  assign Q_EOF = Q_EOFi;
  assign D_BP = D_BPi;
endmodule // router_mux4
module router sink
 ( input wire CLK, RST,
   // Router ports
   input wire [63:0] D,
   input wire
                     D_VALID,
   output reg [7:0] DEST,
   output wire
                     DEST_VALID,
   output reg
                     SOF, EOF,
   output reg [63:0] FRAME,
   output reg
                     HEADER_VALID,
   output req
                     PAYLOAD_VALID
   );
  // Receiver state machine
  reg [2:0]
                     STAT, STAT_R; // idle (dest), header, payload
  rea [31:0]
                     D TOGO;
  always @ (posedge CLK) begin
     STAT_R <= STAT;
     if (RST) begin
        STAT <= 3'b001;
        SOF <= 0;
```

```
Sep 30, 22 19:57
                                        router.sv
                                                                           Page 9/9
         EOF <= 0;
         D_TOGO <= 0;
      end else begin
         case (STAT)
           3'b001: begin
              EOF \leq 0;
              PAYLOAD VALID <= 0;
              if (D_VALID) begin
                 STAT <= 3'b010;
                 DEST <= D[7:0];</pre>
                 SOF <= 1;
              end end
           3'b010: begin
              SOF <= 0;
              if (D_VALID & (D[63:56] != 8'h01)) begin
                 D_TOGO <= D[31:0];</pre>
                 STAT <= 3'b100;
              end
              HEADER_VALID \leftarrow (D_VALID & (D[63:56] == 8'h01));
              PAYLOAD_VALID \leftarrow (D_VALID & (D[63:56] == 8'h00));
              FRAME <= D;
           end
           3'b100: begin
              if (D_VALID) begin
                 D_TOGO <= D_TOGO -1;</pre>
                 if (D_TOGO == 1) begin
                    STAT <= 3'b001;
                    EOF <= 1;
                 end
              end
              PAYLOAD_VALID <= D_VALID;
              FRAME <= D;
           end
           default: begin
              STAT <= 3'b001; end
         endcase
     end
  end
  assign DEST_VALID = |STAT[2:1] | STAT_R[2];
endmodule
'default_nettype wire
```