











SCPS133J - DECEMBER 2005 - REVISED JUNE 2014

PCA9557

PCA9557 Remote 8-Bit I²C and SMBus Low-Power I/O Expander With Reset and Configuration Registers

1 Features

- Low Standby Current Consumption of 1 μA Max
- I²C to Parallel Port Expander
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/O Ports
- 400-kHz Fast I²C Bus
- Three Hardware Address Pins Allow for Use of up to Eight Devices on I²C/SMBus
- Lower-Voltage Higher-Performance Migration Path for PCA9556
- Input/Output Configuration Register
- · Polarity Inversion Register
- · Active-Low Reset Input
- Internal Power-On Reset
- High-Impedance Open Drain on P0
- · Power Up With All Channels Configured as Inputs
- No Glitch on Power Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Description

This 8-bit I/O expander for the two-line bidirectional bus (I^2C) is designed for 2.3-V to 5.5-V V_{CC} operation. The device provides general-purpose remote I/O expansion for most microcontroller families via the I^2C interface [serial clock (SCL) and serial data (SDA)].


The PCA9557 consists of one 8-bit configuration (input or output selection), input port, output port, and polarity inversion (active-high) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the input port register can be inverted with the polarity inversion register. All registers can be read by the system master.


The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

Device Information(1)

PART NUMBEr	PACKAGE	BODY SIZE (NOM)
PCA9557	SSOP (16)	6.20 mm × 5.30 mm
	VQFN (16)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.










Table of Contents

1	Features 1	8	Detailed Description	12
2	Description 1		8.1 Functional Block Diagram	12
3	Revision History2		8.2 Device Functional Modes	14
4	Description (Continued)3		8.3 Programming	15
5	Pin Configuration and Functions		8.4 Bus Transactions	19
6	Specifications4	9	Application And Implementation	21
U	6.1 Absolute Maximum Ratings		9.1 Application Information	
	6.2 Handling Ratings		9.2 Typical Application	21
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	22
	6.4 Electrical Characteristics		10.1 Power-On Reset Errata	22
	6.5 I ² C Interface Timing Requirements	11	Device and Documentation Support	23
	6.6 Reset Timing Requirements		11.1 Trademarks	23
	6.7 Switching Characteristics		11.2 Electrostatic Discharge Caution	23
	6.8 Typical Characteristics		11.3 Glossary	23
7	Parameter Measurement Information9	12	Mechanical, Packaging, and Orderable Information	23

3 Revision History

Ch	hanges from Revision I (June 2008) to Revision J				
•	Added RESET Errata section.	14			
	Added Power-On Reset Frrata section	22			

Product Folder Links: PCA9557

Submit Documentation Feedback




4 Description (Continued)

The system master can reset the PCA9557 in the event of a timeout or other improper operation by asserting a low in the active-low reset (RESET) input. The power-on reset puts the registers in their default state and initializes the I^2 C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without depowering the part.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I^2C address, allowing up to eight devices to share the same I^2C bus or SMBus.

5 Pin Configuration and Functions



Pin Functions

PIN					
NAME	QFN (RGY) SOIC (D), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGV)	DESCRIPTION		
SCL	1	15	Serial clock bus. Connect to V _{CC} through a pullup resistor.		
SDA	2	16	Serial data bus. Connect to V _{CC} through a pullup resistor.		
A0	3	1	Address input. Connect directly to V_{CC} or ground.		
A1	4	2	Address input. Connect directly to V _{CC} or ground.		
A2	5	3	Address input. Connect directly to V _{CC} or ground.		
P0	6	4	P-port input/output. High impedance open-drain design structure. Connect to V_{CC} through a pullup resistor.		
P1	7	5	P-port input/output. Push-pull design structure.		
GND	8	6	Ground		
P2	9	7	P-port input/output. Push-pull design structure.		
P3	10	8	P-port input/output. Push-pull design structure.		
P4	11	9	P-port input/output. Push-pull design structure.		
P5	12	10	P-port input/output. Push-pull design structure.		
P6	13	11	P-port input/output. Push-pull design structure.		
P7	14	12	P-port input/output. Push-pull design structure.		
RESET	15	13	Active-low reset input. Connect to V_{CC} through a pullup resistor if no active connection is used.		
V _{CC}	16	14	Supply voltage		



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6	V
VI	Input voltage range ⁽²⁾		-0.5	6	V
Vo	Output voltage range (2)		-0.5	6	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-20	mA
I _{IOK}	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		-20	μΑ
I _{OL}	Continuous output low current	$V_O = 0$ to V_{CC}		50	mA
I _{OH}	Continuous output high current	$V_O = 0$ to V_{CC}		-50	mA
	Continuous current through GND			-250	A
Icc	Continuous current through V _{CC}			160	mA
		D package		73	
		DB package		82	
0	Deckage thermal impedance (3)	DGV package		120	°C ///
θ_{JA}	Package thermal impedance (3)	PW package		108	°C/W
		RGV package		51	
		RGY package		47	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge e	-65	150	°C
V _(ESD) Electrostatic discharge	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	5.5	V
V _{IH} H	High level input valtage	SCL, SDA	0.7 × V _{CC}	5.5	\/
	High-level input voltage	A2-A0, P7-P0, RESET	2	5.5	V
.,	Low-level input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	
V_{IL}		A2-A0, P7-P0, RESET	-0.5	0.8	V
I _{OH}	High-level output current	P7-P1		-10	mA
I _{OL}	Low-level output current	P7-P0		25	mA
T _A	Operating free-air temperature		-40	85	°C

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = -18 mA	2.3 V to 5.5 V	-1.2			V
V_{POR}	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V_{POR}		1.65	2.1	V
			2.3 V	1.8			
			3 V	2.6			
		$I_{OH} = -8 \text{ mA}$	4.5 V	3			
	(2)		4.75 V	4.1			
V_{OH}	P-port high-level output voltage (2)		2.3 V	1.5			V
			3 V	2.5			
		$I_{OH} = -10 \text{ mA}$	4.5 V	3			
			4.75 V	4			
	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3			
		V _{OL} = 0.5 V		8	20		
I_{OL}	P port ⁽³⁾	V _{OL} = 0.55 V	2.3 V to 5.5 V	8	20		mA
	·	V _{OL} = 0.7 V		10	24		
	P port, except for P0 ⁽³⁾	V _{OH} = 2.3 V	2.3 V to 5.5 V	-4			mA
I _{OH}	P0 ⁽³⁾	V _{OH} = 4.6 V	4.6 V to 5.5 V			1	
OH		V _{OH} = 3.3 V	3.3 V to 5.5 V			1	μA
	SCL, SDA	-				±1	
I. —	A2–A0, RESET	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V			±1	μA
I _{IH}	P port	$V_I = V_{CC}$	2.3 V to 5.5 V			1	μA
I _{IL}	P port	V _I = GND	2.3 V to 5.5 V			1	μA
16			5.5 V		19	25	
		$V_I = V_{CC}$ or GND, $I_O = 0$,	3.6 V		12	22	μΑ
		$I/O = inputs, f_{SCL} = 400 \text{ kHz}$	2.7 V		8	20	
	Operating mode		5.5 V		1.5	5	
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$,	3.6 V		1	4	
00		$I/O = inputs, f_{SCL} = 100 \text{ kHz}$	2.7 V		0.6	3	•
			5.5 V		0.25	1	
	Standby mode	$V_I = V_{CC}$ or GND, $I_O = 0$, $I/O = inputs$, $f_{SCL} = 0$ kHz	3.6 V		0.25	0.9	
	,	$I/O = inputs, f_{SCL} = 0 \text{ kHz}$	2.7 V		0.2	0.8	1
ΔI _{CC}	A 1 150 1 2 1 2 1 1 1	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.3 V to 5.5 V			0.2	
	Additional current in Standby mode	Every LED I/O at V _I = 4.3 V, f _{SCL} = 0 kHz	5.5 V			0.4	mA
C _I	SCL	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V		4	6	pF
	SDA		0.0.1/1- 5.5.1/		5.5	8	
C_{io}	P port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		7.5	9.5	pF

 ⁽¹⁾ All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and T_A = 25°C.
 (2) The total current sourced by all I/Os must be limited to 85 mA per bit.

Each I/O must be externally limited to a maximum of 25 mA, and the P port (P7–P0) must be limited to a maximum current of 200 mA.



6.5 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)

		STANDARD I ² C BU		FAST MODE I ² C BUS		UNIT
		MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency	0	100	0	400	kHz
t _{sch}	I ² C clock high time	4		0.6		μs
t _{scl}	I ² C clock low time	4.7		1.3		μs
t _{sp}	I ² C spike time		50		50	ns
t _{sds}	I ² C serial data setup time	250		100		ns
t _{sdh}	I ² C serial data hold time	0		0		ns
t _{icr}	I ² C input rise time		1000	20 + 0.1C _b ⁽¹⁾	300	ns
t _{icf}	I ² C input fall time		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{ocf}	I ² C output fall time, 10-pF to 400-pF bus		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{buf}	I ² C bus free time between Stop and Start	4.7		1.3		μs
t _{sts}	I ² C Start or repeated Start condition setup time	4.7		0.6		μs
t _{sth}	I ² C Start or repeated Start condition hold time	4		0.6		μs
t _{sps}	I ² C Stop condition setup time	4		0.6		μs
t _{vd(data)}	Valid data time, SCL low to SDA output valid		1		0.9	μs
t _{vd(ack)}	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1		0.9	μs
C _b	I ² C bus capacitive load		400		400	pF

⁽¹⁾ $C_b = total$ capacitance of one bus line in pF

6.6 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 15)

		STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
		MIN	MAX	MIN	MAX	
t_{W}	Reset pulse duration ⁽¹⁾	16		16		ns
t _{REC}	Reset recovery time	0		0		ns
t _{RESET}	Time to reset ⁽²⁾	400		400		ns

 ⁽¹⁾ A pulse duration of 16 ns minimum must be applied to RESET to return the PCA9557 to its default state.
 (2) The PCA9557 requires a minimum of 400 ns to be reset.

6.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)

PARAMETER		FROM	то	STANDARD MOD I ² C BUS		FAST MODE I ² C BUS	
				MIN M	AX MIN	MAX	
	Output data valid	SCL	P0	:	250	250	
t _{pv}	Output data valid	SCL	P1–P7	;	200	200	ns
t _{ps}	Input data setup time	P port	SCL	0	0		ns
t _{ph}	Input data hold time	P port	SCL	200	200		ns



6.8 Typical Characteristics




Figure 1. Supply Current vs Temperature




Figure 2. Standby Supply Current vs Temperature




Figure 3. Supply Current vs Supply Voltage




Figure 4. I/O Sink Current vs Output Low Voltage




Figure 5. I/O Sink Current vs Output Low Voltage




Figure 6. I/O Sink Current vs Output Low Voltage

Copyright © 2005–2014, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 7. I/O Source Current vs Output High Voltage (P7-P1)




Figure 8. I/O Source Current vs Output High Voltage (P7-P1)




Figure 9. I/O Source Current vs Output High Voltage (P7-P1)




Figure 10. Output High Voltage vs Supply Voltage (P7-P1)




Figure 11. Output High Voltage vs Temperature (P7-P1)





Figure 12. Output Low Voltage vs Temperature

Submit Documentation Feedback


Copyright © 2005–2014, Texas Instruments Incorporated



7 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data

- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 13. I²C Interface Load Circuit And Voltage Waveforms




Parameter Measurement Information (continued)



P-PORT LOAD CONFIGURATION



WRITE MODE $(R/\overline{W} = 0)$




- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from 0.7 x V_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 14. P-Port Load Circuit And Voltage Waveforms




Parameter Measurement Information (continued)



SDA LOAD CONFIGURATION

P-PORT LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. I/Os are configured as inputs.
- D. All parameters and waveforms are not applicable to all devices.

Figure 15. Reset Load Circuits And Voltage Waveforms


Copyright © 2005–2014, Texas Instruments Incorporated

Submit Documentation Feedback



8 Detailed Description

8.1 Functional Block Diagram




- A. Pin numbers shown are for the D, DB, DGV, PW, and RGY packages.
- B. All I/Os are set to inputs at reset.

Figure 16. Logic Diagram (Positive Logic)

Submit Documentation Feedback



Functional Block Diagram (continued)




A. On power up or reset, all registers return to default values.

Figure 17. Simplified Schematic Diagram Of P0

TEXAS INSTRUMENTS

Functional Block Diagram (continued)



A. On power up or reset, all registers return to default values.

Figure 18. Simplified Schematic Diagram Of P7-P1

8.2 Device Functional Modes

8.2.1 **RESET**

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W . The PCA9557 registers and $I^2\text{C/SMBus}$ state machine are held in their default states until $\overline{\text{RESET}}$ again is high. This input requires a pullup resistor to V_{CC} if no active connection is used.

8.2.1.1 RESET Errata

If RESET voltage set higher than VCC, current will flow from RESET pin to VCC pin.

System Impact

VCC will be pulled above its regular voltage level.

System Workaround

Design such that RESET voltage is same or lower than VCC.



Device Functional Modes (continued)

8.2.2 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9557 in a reset condition until V_{CC} has reached V_{POR} . At that time, the reset condition is released, and the PCA9557 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle. The RESET input can be asserted to reset the system, while keeping the V_{CC} at its operating level.

Refer to the Power-On Reset Errata section.

8.3 Programming

8.3.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 19). After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (A2–A0) inputs of the slave device must not be changed between the start and the stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 20).

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 19).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 21). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.




Figure 19. Definition Of Start And Stop Conditions



Programming (continued)




Figure 20. Bit Transfer




Figure 21. Acknowledgment On The I²C Bus

8.3.2 Register Map

Table 1. Interface Definition

DVTE		BIT										
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)				
I ² C slave address	L	L	Н	Н	A2	A1	A0	R/W				
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0				

8.3.2.1 Device Address

The address of the PCA9557 is shown in Figure 22.




Figure 22. Pca9557 Address

Copyright © 2005–2014, Texas Instruments Incorporated Product Folder Links: *PCA9557*



Table 2. Address Reference

	INPUTS		I ² C BUS SLAVE ADDRESS
A2	A1	A0	IC BUS SLAVE ADDRESS
L	L	L	24 (decimal), 18 (hexadecimal)
L	L	Н	25 (decimal), 19 (hexadecimal)
L	Н	L	26 (decimal), 1A (hexadecimal)
L	Н	Н	27 (decimal), 1B (hexadecimal)
Н	L	L	28 (decimal), 1C (hexadecimal)
Н	L	Н	29 (decimal), 1D (hexadecimal)
Н	H L		30 (decimal), 1E (hexadecimal)
Н	Н	Н	31 (decimal), 1F (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9557. Two bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a new command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 23. Control Register Bits

Table 3. Command Byte

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0x00	Input Port	Read byte	xxxx xxxx
0	1	0x01	Output Port	Read/write byte	0000 0000
1	0	0x02	Polarity Inversion	Read/write byte	1111 0000
1	1	0x03	Configuration	Read/write byte	1111 1111



8.3.2.3 Register Descriptions

The input port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to signal the I²C device that the input port register will be accessed next.

Table 4. Register 0 (Input Port Register)

BIT	17	16	15	14	13	12	I1	10
DEFAULT	Χ	Χ	Χ	X	X	Χ	Χ	Χ

The output port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 5. Register 1 (Output Port Register)

BIT	07	O6	O5	04	О3	O2	01	00
DEFAULT	0	0	0	0	0	0	0	0

The polarity inversion register (register 2) allows polarity inversion of pins defined as inputs by the configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 6. Register 2 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	1	1	1	1	0	0	0	0

The configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 7. Register 3 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1



8.4 Bus Transactions

Data is exchanged between the master and PCA9557 through write and read commands.

8.4.1 Writes

Data is transmitted to the PCA9557 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 22 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission (see Figure 24 and Figure 25).




Figure 24. Write To Output Port Register




Figure 25. Write To Configuration Or Polarity Inversion Registers



Bus Transactions (continued)

8.4.2 Reads

The bus master first must send the PCA9557 address with the LSB set to a logic 0 (see Figure 22 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9557 (see Figure 26 and Figure 27). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 26. Read From Register



- A. This figure assumes the command byte has been previously programmed with 00h.
- B. Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 26).

Figure 27. Read Input Port Register




Application And Implementation

9.1 Application Information

9.2 Typical Application

Figure 28 shows an application in which the PCA9557 can be used.



- A. Device address is configured as 0011100 for this example.
- P1, P4, and P5 are configured as inputs.
- C. P0, P2, and P3 are configured as outputs.
- D. P6 and P7 are not used and must be configured as outputs.

Figure 28. Typical Application

9.2.1 Design Requirements

9.2.1.1 Minimizing I_{CC} When I/O Is Used To Control Led

When an I/O is used to control an LED, normally it is connected to V_{CC} through a resistor as shown in Figure 28. The LED acts as a diode so, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . The ΔI_{CC} parameter in *Electrical Characteristics* shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} . Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to V_{CC} when the LED is off.

Figure 29 shows a high-value resistor in parallel with the LED. Figure 30 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.



Typical Application (continued)




Figure 29. High-Value Resistor In Parallel With The Led





Figure 30. Device Supplied By A Low Voltage

10 Power Supply Recommendations

10.1 Power-On Reset Errata

A power-on reset condition can be missed if the VCC ramps are outside specification listed below.



System Impact

If ramp conditions are outside timing allowances above, POR condition can be missed, causing the device to lock up.



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9557D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9557	Samples
PCA9557DB	ACTIVE	SSOP	DB	16	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9557	Samples
PCA9557DT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9557	Samples
PCA9557PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557PWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD557	Samples
PCA9557RGVR	ACTIVE	VQFN	RGV	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD557	Samples
PCA9557RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD557	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9557DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
PCA9557DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9557DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
PCA9557DT	SOIC	D	16	250	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
PCA9557PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9557PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9557RGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
PCA9557RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9557DBR	SSOP	DB	16	2000	356.0	356.0	35.0
PCA9557DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
PCA9557DR	SOIC	D	16	2500	356.0	356.0	35.0
PCA9557DT	SOIC	D	16	250	210.0	185.0	35.0
PCA9557PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
PCA9557PWT	TSSOP	PW	16	250	356.0	356.0	35.0
PCA9557RGVR	VQFN	RGV	16	2500	356.0	356.0	35.0
PCA9557RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCA9557D	D	SOIC	16	40	506.6	8	3940	4.32
PCA9557DB	DB	SSOP	16	80	530	10.5	4000	4.1
PCA9557PW	PW	TSSOP	16	90	530	10.2	3600	3.5

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224748/A





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated