
Practical Malware Analysis



Ch 4: A Crash Course in x86 Disassembly

Basic Techniques

- Basic static analysis
 - Looks at malware from the outside
- Basic dynamic analysis
 - Only shows you how the malware operates in one case
- Disassembly
 - View code of malware & figure out what it does

Levels of Abstraction




Figure 5-1. Code level examples

Six Levels of Abstraction

- Hardware
- Microcode
- Machine code
- Low-level languages
- High-level languages
- Interpreted languages

Hardware

- Digital circuits
- XOR, AND, OR, NOT gates
- Cannot be easily manipulated by software

Microcode

- Also called firmware
- Only operates on specific hardware it was designed for
- Not usually important for malware analysis

Machine code

Opcodes

- Tell the processor to do something
- Created when a program written in a highlevel language is compiled

Low-level languages

- Human-readable version of processor's instruction set
- Assembly language
 - PUSH, POP, NOP, MOV, JMP …
- · Disassembler generates assembly language
- This is the highest level language that can be reliably recovered from malware when source code is unavailable

High-level languages

- Most programmers use these
- C, C++, etc.
- Converted to machine code by a compiler

Interpreted languages

- Highest level
- Java, C#, Perl, .NET, Python
- Code is not compiled into machine code
- It is translated into bytecode
 - An intermediate representation
 - Independent of hardware and OS
 - Bytecode executes in an interpreter, which translates bytecode into machine language on the fly at runtime
 - Ex: Java Virtual Machine

Reverse Engineering

Disassembly

- Malware on a disk is in binary form at the machine code level
- Disassembly converts the binary form to assembly language
- IDA Pro is the most popular disassembler

Assembly Language

- Different versions for each type of processor
- x86 32-bit Intel (most common)
- x64 64-bit Intel
- SPARC, PowerPC, MIPS, ARM others
- Windows runs on x86 or x64
- x64 machines can run x86 programs
- Most malware is designed for x86

The x86 Architecture

- CPU (Central Processing Unit) executes code
- RAM stores all data and code
- I/O system interfaces with hard disk, keyboard, monitor, etc.




Figure 5-2. Von Neumann architecture

CPU Components

Control unit

 Fetches instructions from RAM using a register named the instruction pointer

Registers

- Data storage within the CPU
- Faster than RAM

ALU (Arithmetic Logic Unit)

Executes an instruction and places results in registers or RAM

Main Memory (RAM)

Main Memory Low Memory Address Stack Heap Code Data High Memory Address

Figure 5-3. Basic memory layout for a program

Data

- Values placed in RAM when a program loads
- Sometimes these values are called static
 - They may not change while the program is running
- Sometimes these values are called global
 - Available to any part of the program

Code

- Instructions for the CPU
- Controls what the program does

Heap

- Dynamic memory
- Changes frequently during program execution
- Program creates (allocates) new values, and eliminates (frees) them when they are no longer needed

Stack

- Local variables and parameters for functions
- Helps programs flow

Instructions

- Mnemonic followed by operands
- mov ecx 0x42
 - Move into Extended C register the value 42 (hex)
- mov ecx is 0xB9 in hexadecimal
- The value 42 is 0x4200000000
- In binary this instruction is
- 0xB942000000

Assembly Language Instructions

Table 5-1. Instruction Format

Mnemonic	Destination operand	Source operand
mov	ecx	0x42

- We're using the Intel format
 - AT&T format reverses the source and destination positions

Endianness

- Big-Endian
 - Most significant byte first
 - 0x42 as a 64-bit value would be 0x00000042
- Little-Endian
 - Least significant byte first
 - 0x42 as a 64-bit value would be 0x42000000
- Network data uses big-endian
- x86 programs use little-endian

IP Addresses

- 127.0.0.1, or in hex, 7F 00 00 01
- Sent over the network as 0x7F000001
- Stored in RAM as 0x0100007F

Opcodes

Table 4-2: Instruction Opcodes

Instruction	mov ecx,	0x42
Opcodes	B9	42 00 00 00

- 0x42000000 is treated as the value 0x42 because the x86 architecture uses the little-endian format.
- Changing between endianness is something malware must do during network communication

Operands

- Immediate
 - Fixed values like 0x42
- Register
 - eax, ebx, ecx, and so on
- Memory address
 - Denoted with brackets, like [eax]

Registers

<i>Table 5-3. Tl</i>	e x86 Registers
----------------------	-----------------

General registers	Segment registers	Status register	Instruction pointer
EAX (AX, AH, AL)	CS	EFLAGS	EIP
EBX (BX, BH, BL)	SS		
ECX (CX, CH, CL)	DS		
EDX (DX, DH, DL)	ES		
EBP (BP)	FS		
ESP (SP)	GS		
ESI (SI)			

Registers

- General registers
 - Used by the CPU during execution
- Segment registers
 - Used to track sections of memory
- Status flags
 - Used to make decisions
- Instruction pointer
 - Address of next instruction to execute

Size of Registers

- General registers are all 32 bits in size
 - Can be referenced as either 32bits (edx) or 16 bits (dx)
- Four registers (eax, ebx, ecx, edx) can also be referenced as 8-bit values
 - AL is lowest 8 bits
 - AH is higher 8 bits




Figure 5-4. x86 EAX register breakdown

General Registers

- Typically store data or memory addresses
- Normally interchangeable
- Some instructions reference specific registers
 - Multiplication and division use EAX and EDX

Conventions

- Compilers use registers in consistent ways
- EAX contains the return value for function calls

Flags

- EFLAGS is a status register
- 32 bits in size
- Each bit is a flag
- SET (1) or Cleared (0)

Important Flags

- ZF Zero flag
 - Set when the result of an operation is zero
- CF Carry flag
 - Set when result is too large or small for destination
- SF Sign Flag
 - Set when result is negative, or when most significant bit is set after arithmetic
- TF Trap Flag
 - Used for debugging—if set, processor executes only one instruction at a time

EIP (Extended Instruction Pointer)

- Contains the memory address of the next instruction to be executed
- If EIP contains wrong data, the CPU will fetch non-legitimate instructions and crash
- Buffer overflows target EIP