Hardware Description Languages

HDLs

Hardware Description Languages

An HDL:

- Describes circuits and systems in textual format like a software program
- It is NOT sequential like software programs
- Can be processed by computers
- Examples: VHDL, Verilog, AHDL, MODAL
- Applications: (karbord ha)
 - Simulation
 - Synthesis

Simulation and Synthesis

Simulation

- ➤ Input waveform and circuit description --> □
 Output waveform

 ghabl az sakhte shodan
- Predicts circuit behavior before fabrication (debug before physical implementation)


baraye narm afzar :



Simulation and Synthesis

Synthesis

- Automated circuit generation
- Software program takes design description and tries to find the equivalent circuit



Verilog HDL

- Verilog or VHDL?
 - Similar concepts and capabilities
 - Different syntax
- Verilog:
 - Similar to C/C++ syntax
 - Case sensitive
 - Comments: //
 - ; at the end of each statement

Example

- module: 📮
 - A hardware component
- ports: 📮
 - A component's input(s) and output(s)
 - must specify input or output or inout
- wires:
 - Intermediate signals




Fig. 3-37 Circuit to Demonstrate HDL

Concurrent Execution

inout = tarkibe input va output

Order not important

Delays

Timescale:

deghat

- tik timescale 'timescale (time unit) / (precision)
- yani daram migam vahede man 1ns va deghate man 0.1 ns ast . Example: 'timescale 1ns/100ps
 - 1ns: time unit

pas masalan age jayi time 2.345 ns dshte bashi mishe 2.3 ns.

- 100ps: precision (unit used for rounding)
- Default: 1ns/100ps (0.1 ns)
- **Gate Delays:**
 - Used by simulator to generate correct waveforms

yani delayi ke ma goftim ro shabih sazi mikone .

Delays

```
//HDL Example 3-2
//-----
//Description of circuit with delay
module circuit_with_delay (A,B,C,x,y);
  input A,B,C;
  output x,y;
  wire e; in takhir ro neshoon mide, va chon defaulte vahed ns ast.
  and #(30) g1(e,A,B); agar takhiri bayan nakoni
  or #(20) g3(x,e,y);
  not #(10) g2(y,C);
endmodule
```




Fig. 3-37 Circuit to Demonstrate HDL

Testbench

- Testbench:
 - Program written to test the circuit
 - Applies the input values at the right times
 - Instantiates (calls) the module(s)
 - Reports the outputs for evaluation

Testbench Example Testbench:

```
//HDL Example 3-3
//Stimulus for simple circuit
reg A,B,C; reg hamoon wire e ba in tafavot ke mitonim dasti behesh meghdar bedim.
wire x,y;
circuit_with_delay cwd (A,B,C,x,y);
esme majol ro miaram . (deghat be case sen)
initial
begin
         A = 1'b0; B = 1'b0; C = 1'b0;
   #100
         A = 1'b1; B = 1'b1; C = 1'b1;
     #100
            $finish;
   end
             inja tartib moheme pas age jabeja koni
endmodule
              eshtebah mishe!
//Description of circuit with delay
module circuit with delay (A,B,C,x,y);
   input A,B,C;
   output x,y;
   wire e;
   and \#(30) g1(e,A,B);
   or \#(20) q3(x,e,y);
   not \#(10) g2(y,C);
endmodule
```

- Doesn't have ports
- - Assigns values: <size>'<base><value> Base: b, o, d, h.
 - > ABC = "000" → "111"
 - ➤ 100ns delay
 - Finishes at 200ns




Fig. 3-37 Circuit to Demonstrate HDL

Testbench Example





Fig. 3-37 Circuit to Demonstrate HDL



shabih saz mige man nemidonam khoroji ghable 10 ns cheghadre . chon takhire not 10 ns e .

Fig. 3-38 Simulation Output of HDL Example 3-3

Primitives

Built-in Primitives:

and, or, not, nand, nor, xor, xnor, buf

User-Defined Primitives (UDP):

- User can define by truth table
- Use primitive keyword (instead of module)
- Only one output but many inputs
 - first output, then inputs
- Inputs' order must correspond with the truth table
- Truth table between table and end table

UDP

```
//HDL Example 3-5
//User defined primitive(UDP)
primitive crctp (x,A,B,C);
  output x;
  input A,B,C;
//Truth table for x(A,B,C) = Minterms (0,2,4,6,7)
  table
//
      A B C : x (Note that this is only a comment)
      0 0 0 : 1;
      0 0 1 : 0;
      0 1 0 : 1;
0 1 1 : 0;
1 0 0 : 1;
      1 0 1 : 0;
      1 1 0 : 1;
      1 1 1 : 1;
  endtable
endprimitive
```

Simulation

ModelSim:

- An industrial and widely-used simulator
- Around \$25K