Sequential Circuit Analysis

Synchronous vs. Asynch.

Synchronous sequential circuit:

- ➤ Its behavior can be determined knowing its input signals at discrete instants of time.
- ➤ Achieves synchronization among components by using a timing signal called the *clock:*
 - Its outputs change synchronized with the clock


Asynchronous sequential circuit:

- ➤ Its behavior depends on the order of input signals changes over a continuous time
- ➤ There is no need for synchronization:
 - No clock signal
 - Its outputs can change at any time

Clock Signal

Rising Clock Edge

Clock generator: Periodic train of clock pulses




Clock Signal

- Clock is distributed throughout the entire design
- Each component synchronizes itself with it

Synchronous Circuits

yek madar sancron tashkil mishe az jazire haye combinational ke mahsoor shodan beine register ha (flip




har etefaghi ma beyne clock ha biofte ma nemibinimesh , vaghti clock ha yek beshe , ma signal ro mibinim dar halate dge ma signale ghadimir ro mibinim .

Sequential Circuit Analysis

Analysis:

Obtaining a suitable description that demonstrates the time sequence of inputs, outputs, and states

Sequential Circuits




At each clock edge, the present state of the system is stored in storage elements (FFs)

ye seri vorodi va khoroji asli darim va ye seri vorodi ham feedback ha hastan

- <u>Input</u>: x(t)
- Output: y(t)
- <u>State:</u> (A(t), B(t))

tedade state = 2 be tavane tedade flip flop ha, ke inja zoje moratabe

- What is the <u>Output</u> <u>Function</u>?
- What is the <u>Next</u> State Function?



Example 1 (Cont'd)


 Boolean equations for the functions:

$$\rightarrow$$
 A(t+1) = A(t)x(t) + B(t)x(t)

$$>$$
 B(t+1) = A'(t)x(t)

$$> y(t) = x'(t) [B(t) + A(t)]$$

inja a va b t+1 hastan vali y t , chon a va b khoroji haye ff hastan va ta clock nayad taghiri nemidan .



State Table Definition

State table

- > A multiple variable table with the following four sections:
- > Present State
 - > The values of the state variables for each allowed state
- > Input
 - The input combinations allowed
- > Next-state
 - ➤ The value of the state at time (t+1) based on the <u>present state</u> and the <u>input</u>
- > Output
 - ➤ The value of the output as a function of the <u>present state</u> and (sometimes) the <u>input</u>

State Table Characteristics

- From the viewpoint of a truth table:
 - The inputs: Input, Present State
 - The outputs: Output, Next State

State Table

Example:


➤ The state table can be filled in using the next state and output equations:


$$A(t+1) = A(t)x(t) + B(t)x(t)$$

 $B(t+1) = \overline{A}(t)x(t)$
 $y(t) = \overline{x}(t)[B(t) + A(t)]$

inja meghdare khoroji haro az hamin rabete ha be dast avordim .

$1 + 2 = 3 \rightarrow 2$ be tavane 3 yani 8 satr niaz darim.								
Present State	Input	Next	State	Output				
A(t) B(t)	x(t)	A(t+1)	B(t+1)	y(t)				
0 0	0	0	0	0				
0 0	1	0	1	0				
0 1	0	0	0	1				
0 1	1	1	1	0				
1 0	0	0	0	1				
1 0	1	1	0	0				
1 1	0	0	0	1				
1 1	1	1	0	0				





Mealy vs. Moore Machines

Mealy model:

- ➤ Both outputs and next state depend on primary inputs AND present state
 - ➤Out = f(inputs, state)
 - ➤ Top diagram in the previous slide

Moore model:

- ➤Only next state depends directly on primary inputs AND present state. Outputs depend only on present state
 - ➤Out = f(state)
 - Bottom diagram in the previous slide

Mealy/Moore Comparison

toye moore khoroji hatman vbyad vaiste clock biad va ff ha taghir bokonan ta khoroji tashkil behse vali toye mili majboor nistan viastan va soratesh bishtare .

- Mealy machines react faster to inputs
 - ➤ React in same cycle don't need to wait for clock
 - ➤ In Moore machines, more logic may be necessary to decode state into outputs more gate delays after
- ➤ Moore machines are easier and safer to use
 - Outputs change at clock edge (always one cycle later)
 - ➤ In Mealy machines, input change can cause output change as soon as logic is done a big problem when two machines are interconnected asynchronous feedback

State Diagram

- The sequential circuit function can be represented in graphical form as a <u>state</u> <u>diagram</u> with the following components:
 - ➤ A <u>circle</u> with the state name in it for each state
 - A directed arc from the Present State to the Next State for each state transition
 - ➤ A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and
 - ➤A label:
 - ➤ In each <u>circle</u> with the <u>output</u> value produced (Moore), or
 - ➤ On each <u>directed arc</u> with the <u>output</u> value produced (Mealy).

State Diagram

Label form:


- ➤In circle (for Moore machines):
 - ➤ state/output
 - ➤ Moore type output depends only on state
- ➤On <u>directed arc</u> (for Mealy machines):
 - **>**input/output
 - ➤ **Mealy** type output depends on state and input

age dar state 60 basham va vorodie Coiad , khoroji ma y Model

0 hast (na mimone na taghir mikone chon khoroji ghablie ro nemidonim) va mirim state 01 .

State Diagram

4 halat dare —>chon 4 dayere pas 2 ta motegahyere halat darim . (2 be tavane 2.)





Reads as:


When at state **s1** and apply input **I**, we get output **O** and proceed to state **s2**.



State Diagram gheire inja dar vaghe baraye kamtar shodane tedad felesh ha

chon khoroji faqat be state mostaghim vabastast va be input gheire mostaghim vabastast —> pas baham to ye dayere

inkaro kardim.





Reads as:


4 felesh khare mishe pas kamle hast. with output O1 and apply input I, we proceed to state s2 with output O2.

inja age state 0 bashe ouput ham 0 va 1 bashe 1.

State Diagram Example

➤ Which type?


horo i dar dakhele haat nayoomade -> mealy



a va b moteghayer haye halate ma hastan. kamel hast chon 2 felesh az harkodom kharej mishe.

Example of a M...(?) Machine

 Obtain the logic expression and state table for this circuit:




moore - > chon yek khoroji faqat darim va faqat be state vabastast . az vorodi man masiri be khorji ke az ff oboor nakone nadarim .

Moore Machine Reminder to mesal ghabli c2 sime State Register(s) z(t)s(t+1) *C*2 next **s(t)** state present x(†) state present inputs clock

Example of a Moore Machine

 Obtain the logic expression and state table for this circuit:



$$D_A = A \oplus X \oplus Y$$

hamishe vorodie ff next state hast .

$$Z = A$$


Example of a Moore Machine (cont.)


State Table

Present State	Inputs		Next State	Output			
A(t)	X	Y	A(t+1)	Z			
0	0	0	0	0			
0	0	1	1	0			
0	1	0	1	0			
0	1	1	0	0			
1	0	0	1	1			
1	0	1	0	1			
1	1	0	0	1			
1	1	1	1	1			

Alternative State Table

Present State		Output			
	XY=00	XY=01	XY=10	XY=11	
A(t)	A(t+1)	A(t+1)	A(t+1)	A(t+1)	Z
0	0	1	1	0	0
1	1	0	0	1	1





Example: Mealy Model

Draw the state diagram of the machine whose state table is like this:


State Table

	Present	t State	Input	Next	State	Output
	A(t)	B(t)	X	A(t+1)	B(t+1)	Y
, –	0	0	0	0	0	0
	0	0	1	0	1	0
	0	1	0	0	0	1
	0	1	1	1	1	0
	1	0	0	0	0	1
	1	0	1	1	0	0
	1	1	0	0	0	1
	1	1	1	1	0	0

Possible states = {00, 01, 10, 11}

→ 4 nodes in state diagram

Example: Mealy Model (cont.)



10

1/0

0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0
	l		•	l	

dar akhar check bokon ke az har state 2 ta felesh kharej shod e bashe .

Output

Example: Moore Model


State Table

Present State	Inputs		Next State	Output
A(t)	X	Υ	A(t+1)	Z
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Possible states = $\{0, 1\}$ chon yedone moteghayere halat darim \rightarrow 2 nodes in state diagram

Example: Moore Model (cont.)

State Diagram



			•	
Present	Inputs		Next	Output
State			State	
A(t)	X	Υ	A(t+1)	Z
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

State Tables for JK Flip-Flops


Two-step procedure:

- 1. Obtain binary values of each FF input equation in terms of present state and input variables.
- 2. Use corresponding FF <u>characteristic</u> table to determine the next state.

$$J_A = B$$
, $K_A = BX'$
 $J_B = X'$, $K_B = AX' + A'X = A \oplus X$

• → 2 JK-FFs:

JK-FF Characteristic Table



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q(t)'

Example (cont.)

Prese	nt State	Input	Next	Next State FF		FF inputs		
A(t)	B(t)	X	A(t+1)	B(t+1)	J_A	K _A	J _B	K _B
0	0	0			0	0	1	0
0	0	1			0	0	0	1
0	1	0			1	1	1	0
0	1	1			1	0	0	1
1	0	0			0	0	1	1
1	0	1			0	0	0	0
1	1	0			1	1	1	1
1	1	1			1	0	0	0

$$J_A = B, K_A = BX'$$

 $J_B = X', K_B = AX' + A'X = A \oplus X$


Step 1:

Use FF input equations

Example (cont.)

Prese	nt State	Input	Next	Next State FF i		FF inp	outs	
A(t)	B(t)	X	A(t+1)	B(t+1)	J _A	K _A	J _B	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

Step 2: Use FF inputs and JK characteristic table



Example 2: Flip-Flop Input Equations

Variables

- ➤Inputs: None
- ➤ Outputs: Z
- ➤ State Variables: A, B, C

Initialization:

> Reset to (0,0,0)

Equations

```
A(t+1) = ? BC
```

$$>$$
B(t+1) = ? B'C+BC'


$$\gt$$
C(t+1) = ? A'C'

Example 2: State Table


$$S^+=S(t+1)$$

_		
ABC	A ⁺ B ⁺ C ⁺	Z
0 0 0		
0 0 1		
0 1 0		
0 1 1		
1 0 0		
1 0 1		
1 1 0		
1 1 1		

Example 2: State Diagram





Mealy or Moore?



AB	X=0	X=1	Z	
00	10	01	0	
01	00	11	1	
11	01	11	0	
10	11	01	1	


	X B	A	X	
Present State	X = 0	state $X = 1$	Present Output(z)	
S_0	S_3	S_1	0	
S_1	S_0	S_2	1	
S_2	S_1	S_2	0	
S_3	S_2	S_1	1	






Present State	X = 0	state $X = 1$	Present Output(z)	
S_0	S_3	S_1	0	
S_1	S_0	S_2	1	
S_2	S_1	S_2	0	
S_3	S_2	S_1	1	

Mealy or Moore?







AB	X=0	$A^{+}B^{+}$	X=0	Z X = 1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

Present State	Next state		Present Output(z)	
State	X = 0	X = 1		X = 1
S_{0}	S_0	S_1	0	1
S_1	S_1	S_2	1	0
S_2	S_2	S_0	0	1
S_3	S_3	S_1	0	1

42





$(S_0)^{0}$
$0 \longrightarrow 0 \longrightarrow$

Present State	Next state		Present Output(z)	
Otate	X = 0	X = 1	X = 0	
S_{0}	S_0	S_1	0	1
S_1	S_1	S_2	1	0
S_2	S_2	S_0	0	1
S_3	S_3	S_1	0	1

43

Circuit Analysis by Signal Tracing

Waveforms

Timing Chart

- Construction and interpretation of a timing chart:
 - A state change can only occur after the rising (or falling) edge of the clock.
 - The input will normally be stable immediately before and after the active clock edge.
 - For a Mealy circuit, the output can change when the input changes as well as when the state changes.
 - A false output may occur between the state changes and the time the input changes to its new value.
 - False outputs are difficult to determine from the state diagram, so sometimes have to use signal tracing (timing chart).


State Tables

Example of a state table with multiple inputs and outputs: (2 state variables => 4 states, 2 inputs, 2 outputs)

Present State	Next state	Outputs
	$X_1 X_2 = 00 01 10 11$	$X_1 X_2 = 00 \ 01 \ 10 \ 11$
$egin{array}{c} S_0 \ S_1 \ S_2 \ S_3 \end{array}$	$egin{array}{cccccccccccccccccccccccccccccccccccc$	00 10 11 01 10 10 11 11 00 10 11 01 00 00 01 01

State Diagram

The state diagram of the previous example



Mealy Machine State Diagrams

A CLARIFICATION:

- The state diagram notation for output values in Mealy machines is a little misleading:
 - You should remember that the listed output value is produced continuously when the machine is in the indicated state and has the indicated input, not just during the transition to the next state.