

# EECS/CSE31L Final Project Report

Github repo: [Final\\_Project](#)

Mina Bedwany 69543570, Tianyi Yang 69386993, Toan Tran 36086435

December 9, 2017

## 0.1 Introduction

This Final Project is a RISC-V processor which combines all the lab modules we have done throughout these several weeks. The structure of this RISC-V processor is basically three parts: **Datapath**, **Controller**, and **ALU control modules**. The arrangement of the processor is shown below.




Figure 1: Block Design

## 0.2 Implementation

The whole project works in the following steps:

1. The utmost module called "Basys3 Wrapper" gets the clock signal `clk` and reset signal `btnR`, then divides the clock into two parts: `processor_clk` and `seg_disp_clk`.
2. The following RISC-V processor takes the clock and reset signal passed by the wrapper. Inside, there are four modules: Instruction memory, controller, ALU controller, and Datapath.

- (a) The controller takes the operation code "`op_code`" stored from the instruction memory. Then it outputs a responsively ALU operation code "`ALUOp`" to the ALU controller with 5 other wires to the Datapath:

### **ALUSrc**

- 0:** 2nd ALU operand comes from the second register file output
- 1:** 2nd ALU operand is the sign - extended , lower 16 bits of the instruction.

### **MemtoReg**

- 0:** The value fed to the register Write data input comes from the ALU
- 1:** The value fed to the register Write data input comes from the data memory

**RegWrite** `Regfile [ addr ]` is written with the value on the Write data input

**MemRead** `Mem [ addr ]` is put on the Read data output

**MemWrite** Write data input is written into `Mem[ addr ]`

**ALUOp** Determine functionality of the ALU unit

- (b) The ALU controller takes the operation code passed by the controller. Depends on the `ALUOp`, it takes two segments from the instruction memory called "`Func3`" and "`Func7`". Finally, it will generate a **ALU**

**Control Code** and pass it to Datapath.

- (c) The Datapath takes in total 8 inputs. Two of the input are `clk` from the `processor_clk` and `rst` from the `btnR`. For the rest of six inputs, five of them are provided by controller and the last one is from the ALU controller. Finally, the Datapath will update the Instruction Memory and pass another 64-bits output `ALU_result`.
3. The last module `seg_display` uses the clock signal from `seg_disp_clk`, the reset signal from `btnR`, and the first 16-bits from the `ALU_result` to process and generate our two last output `seg` and `an`.

Overall, the table below shows all the supported operations for our RISC-V processor.

Table 1: Supported RISC-V Instruction Set

imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND



## 0.3.2 Simulated Waveforms




Figure 2: Simulated Waveform for Testbench 1




Figure 3: Simulated Waveform for Testbench 1




Figure 4: Simulated Waveform for Testbench 1