



## **Asynchronous FIFO Project**


**Slow to fast pulse to pulse synchronizer**

**Fast to slow pulse to pulse synchronizer**

## 1.0 INTRODUCTION

## Asynchronous FIFO

### Block Diagram



## 1.1 TWO STAGE SYNCHRONIZER FLIP-FLOPS

```
1  module syn2stage #(parameter SIG_WIDTH = 4)(
2  input wire i_clk,
3  input wire i_rst_n,
4  input wire [SIG_WIDTH-1:0] i_sig,
5  output reg [SIG_WIDTH-1:0] o_sig_sync
6  );
7  reg [SIG_WIDTH-1:0] sig_r;
8  always@(posedge i_clk or negedge i_rst_n) begin
9  if(!i_rst_n) begin
10 sig_r <= 3'b0;
11 o_sig_sync <= 3'b0;
12 end else begin
13 sig_r <= i_sig;
14 o_sig_sync <= sig_r;
15 end
16 end
17 endmodule
```

## 1.2 GRAY TO BINARY



```
1  module gray2bin(  
2  input wire [3:0] i_gray,  
3  output reg [3:0] o_bin  
4  );  
5  always@(*) begin  
6  case(i_gray)  
7  4'b0000: o_bin = 4'b0000;  
8  4'b0001: o_bin = 4'b0001;  
9  4'b0011: o_bin = 4'b0010;  
10 4'b0010: o_bin = 4'b0011;  
11 4'b0110: o_bin = 4'b0100;  
12 4'b0111: o_bin = 4'b0101;  
13 4'b0101: o_bin = 4'b0110;  
14 4'b0100: o_bin = 4'b0111;  
15 4'b1100: o_bin = 4'b1000;  
16 4'b1101: o_bin = 4'b1001;  
17 4'b1111: o_bin = 4'b1010;  
18 4'b1110: o_bin = 4'b1011;  
19 4'b1010: o_bin = 4'b1100;  
20 4'b1011: o_bin = 4'b1101;  
21 4'b1001: o_bin = 4'b1110;  
22 4'b1000: o_bin = 4'b1111;  
23 default: o_bin = 4'b0000;  
24 endcase  
25 end  
26 endmodule
```

## 1.3 MEMORY

```
1  module fifo_mem #(
2      parameter MEM_DEPTH = 8,
3      parameter MEM_WIDTH = 4
4  )(
5      input  wire i_wr_clk,
6      input  wire                                i_rst_n,
7      input  wire                                i_wr_en,
8      input  wire [MEM_WIDTH-1:0]                i_wr_data,
9      input  wire [$clog2(MEM_DEPTH)-1:0] i_wr_addr,
10     input  wire                                i_rd_clk,
11     input  wire                                i_rd_en,
12     input  wire [$clog2(MEM_DEPTH)-1:0] i_rd_addr,
13     output reg [MEM_WIDTH-1:0]                o_rd_data
14 );
15
16     reg [MEM_WIDTH-1:0] fifo_array [0:MEM_DEPTH-1];
17     integer idx;
18
19
20     always @(posedge i_rd_clk or negedge i_rst_n) begin
21         if (!i_rst_n) begin
22             o_rd_data <= 'b0;
23         end
24         else if (i_rd_en) begin
25             o_rd_data <= fifo_array[i_rd_addr];
26         end
27     end
28
29
30     always @(posedge i_wr_clk or negedge i_rst_n) begin
31         if (!i_rst_n) begin
32             for (idx = 0; idx < MEM_DEPTH; idx = idx + 1) begin
33                 fifo_array[idx] <= 'b0;
34             end
35         end
36         else if (i_wr_en) begin
37             fifo_array[i_wr_addr] <= i_wr_data;
38         end
39     end
40
41 endmodule
```

## 1.4 WRITE POINTER

```
1  module wrptr_full #(
2      parameter PTR_WIDTH = 3
3  )(
4      input  wire          i_wr_clk,
5      input  wire          i_rst_n,
6      input  wire          i_wr_en,
7      input  wire [PTR_WIDTH:0] i_rdptr_sync,
8      output reg [PTR_WIDTH:0] o_wrptr,
9      output wire [PTR_WIDTH-1:0] o_wraddr,
10     output wire          o_full_flag
11 );
12
13     assign o_wraddr    = o_wrptr[PTR_WIDTH-1:0];
14     assign o_full_flag = ({~o_wrptr[PTR_WIDTH], o_wrptr[PTR_WIDTH-1:0]})
15                          == i_rdptr_sync;
16
17     always @(posedge i_wr_clk or negedge i_rst_n) begin
18         if (!i_rst_n) begin
19             o_wrptr <= 'b0;
20         end
21         else if (i_wr_en && !o_full_flag) begin
22             o_wrptr <= o_wrptr + 1;
23         end
24     end
25
26 endmodule
```

## 1.5 BINARY TO GRAY



```
1  module bin2gray(  
2  input wire [3:0] i_bin,  
3  output reg [3:0] o_gray  
4  );  
5  always@(*) begin  
6  case(i_bin)  
7  4'b0000: o_gray = 4'b0000;  
8  4'b0001: o_gray = 4'b0001;  
9  4'b0010: o_gray = 4'b0011;  
10 4'b0011: o_gray = 4'b0010;  
11 4'b0100: o_gray = 4'b0110;  
12 4'b0101: o_gray = 4'b0111;  
13 4'b0110: o_gray = 4'b0101;  
14 4'b0111: o_gray = 4'b0100;  
15 4'b1000: o_gray = 4'b1100;  
16 4'b1001: o_gray = 4'b1101;  
17 4'b1010: o_gray = 4'b1111;  
18 4'b1011: o_gray = 4'b1110;  
19 4'b1100: o_gray = 4'b1010;  
20 4'b1101: o_gray = 4'b1011;  
21 4'b1110: o_gray = 4'b1001;  
22 4'b1111: o_gray = 4'b1000;  
23 default: o_gray = 4'b0000;  
24 endcase  
25 end  
26 endmodule
```

## 1.6 READ POINTER

```
1  module rdptr_empty #(
2      parameter PTR_WIDTH = 3
3  )(
4      input  wire          i_rd_clk,
5      input  wire          i_rst_n,
6      input  wire          i_rd_en,
7      input  wire [PTR_WIDTH:0] i_wrptr_sync,
8      output reg [PTR_WIDTH:0] o_rdptr,
9      output wire [PTR_WIDTH-1:0] o_rdaddr,
10     output wire          o_empty_flag
11 );
12
13     assign o_rdaddr      = o_rdptr[PTR_WIDTH-1:0];
14     assign o_empty_flag = (o_rdptr == i_wrptr_sync);
15
16     always @(posedge i_rd_clk or negedge i_rst_n) begin
17         if (!i_rst_n) begin
18             o_rdptr <= 'b0;
19         end
20         else if (i_rd_en && !o_empty_flag) begin
21             o_rdptr <= o_rdptr + 1;
22         end
23     end
24
25 endmodule
```



## 1.0 TOP MODULE

```
1 module async_fifo #(parameter DATA_WIDTH=4, parameter FIFO_DEPTH=8)(
2   input wire i_rst_n,
3   input wire i_wr_clk,
4   input wire i_wr_en,
5   input wire [DATA_WIDTH-1:0] i_wr_data,
6   input wire i_rd_clk,
7   input wire i_rd_en,
8   output wire [DATA_WIDTH-1:0] o_rd_data,
9   output wire o_full,
10  output wire o_empty
11 );
12 parameter PTR_WIDTH = $clog2(FIFO_DEPTH);
13 wire enable_wr;
14 wire enable_rd;
15 wire [PTR_WIDTH:0] rdptr, wrptr;
16 wire [PTR_WIDTH:0] rdptr_sync;
17 wire [PTR_WIDTH:0] wrptr_sync;
18 wire [PTR_WIDTH:0] rdptr_b2g_out;
19 wire [PTR_WIDTH:0] wrptr_b2g_out;
20 wire [PTR_WIDTH:0] rdptr_g2b_out;
21 wire [PTR_WIDTH:0] wrptr_g2b_out;
22 wire [PTR_WIDTH-1:0] wraddr;
23 wire [PTR_WIDTH-1:0] rdaddr;
24 assign enable_wr = (i_wr_en && !o_full);
25 assign enable_rd = (i_rd_en && !o_empty);
26 fifo_mem #(.MEM_DEPTH(FIFO_DEPTH), .MEM_WIDTH(DATA_WIDTH)) u_fifo_mem (
27   .i_rst_n(i_rst_n),
28   .i_wr_clk(i_wr_clk),
29   .i_wr_en(enable_wr),
30   .i_wr_data(i_wr_data),
31   .i_wr_addr(wraddr),
32   .i_rd_clk(i_rd_clk),
33   .i_rd_en(enable_rd),
34   .i_rd_addr(rdaddr),
35   .o_rd_data(o_rd_data)
36 );
37 wrptr_full #(.PTR_WIDTH(PTR_WIDTH)) u_wrptr_full (
38   .i_wr_clk(i_wr_clk),
39   .i_rst_n(i_rst_n),
40   .i_wr_en(i_wr_en),
41   .i_rdptr_sync(rdptr_g2b_out),
42   .o_wrptr(wrptr),
```




```
1  .o_wraddr(wraddr),
2  .o_full_flag(o_full)
3  );
4
5  bin2gray u_wrpтр_bin2gray(
6  .i_bin(wrpтр),
7  .o_gray(wrpтр_b2g_out)
8  );
9  syn2stage #(.SIG_WIDTH(DATA_WIDTH)) u_wrpтр_syn(
10 .i_clk(i_rd_clk),
11 .i_rst_n(i_rst_n),
12 .i_sig(wrpтр_b2g_out),
13 .o_sig_sync(wrpтр_sync)
14 );
15 gray2bin u_wrpтр_gray2bin(
16 .i_gray(wrpтр_sync),
17 .o_bin(wrpтр_g2b_out)
18 );
19 rdptr_empty #(.PTR_WIDTH(PTR_WIDTH)) u_rdpтр_empty (
20 .i_rd_clk(i_rd_clk),
21 .i_rst_n(i_rst_n),
22 .i_rd_en(i_rd_en),
23 .i_wrpтр_sync(wrpтр_g2b_out),
24 .o_rdpтр(rdptr),
25 .o_rdaddr(rdaddr),
26 .o_empty_flag(o_empty)
27 );
28 bin2gray u_rdpтр_bin2gray(
29 .i_bin(rdptr),
30 .o_gray(rdptr_b2g_out)
31 );
32 syn2stage #(.SIG_WIDTH(DATA_WIDTH)) u_rdpтр_syn(
33 .i_clk(i_wr_clk),
34 .i_rst_n(i_rst_n),
35 .i_sig(rdpтр_b2g_out),
36 .o_sig_sync(rdpтр_sync)
37 );
38 gray2bin u_rdpтр_gray2bin(
39 .i_gray(rdpтр_sync),
40 .o_bin(rdpтр_g2b_out)
41 );
42 endmodule
```


## 2.0 TESTBENCH

```
1  module async_fifo_tb;
2
3      parameter DATA_WIDTH = 4;
4      parameter FIFO_DEPTH = 8;
5
6      reg          tb_rst_n;
7      reg          tb_wr_clk;
8      reg          tb_wr_en;
9      reg [DATA_WIDTH-1:0] tb_wr_data;
10     reg          tb_rd_clk;
11     reg          tb_rd_en;
12     wire [DATA_WIDTH-1:0] tb_rd_data;
13     wire          tb_full;
14     wire          tb_empty;
15
16     integer idx;
17
18     async_fifo #(DATA_WIDTH(DATA_WIDTH), FIFO_DEPTH(FIFO_DEPTH)) u_tb_fifo (
19         .i_rst_n    (tb_rst_n),
20         .i_wr_clk   (tb_wr_clk),
21         .i_wr_en    (tb_wr_en),
22         .i_wr_data  (tb_wr_data),
23         .i_rd_clk   (tb_rd_clk),
24         .i_rd_en    (tb_rd_en),
25         .o_rd_data  (tb_rd_data),
26         .o_full     (tb_full),
27         .o_empty    (tb_empty)
28     );
29
30     initial begin
31         forever begin
32             #5  tb_rd_clk = ~tb_rd_clk;
33         end
34     end
35
36     initial begin
37         forever begin
38             #10 tb_wr_clk = ~tb_wr_clk;
39         end
40     end
41
42     initial begin
43         tb_wr_clk = 0;
44         tb_rd_clk = 0;
45         tb_rst_n  = 1;
46         tb_wr_en  = 0;
47         tb_wr_data = 0;
48         tb_rd_en  = 0;
49
50         #20 tb_rst_n = 0;
51         #20 tb_rst_n = 1;
52         #20;
53
54         for (idx = 0; idx < FIFO_DEPTH; idx = idx + 1) begin
55             @(negedge tb_wr_clk);
56             tb_wr_en  = 1'b1;
57             tb_wr_data = idx + 2;
58             end
59
60         @(negedge tb_wr_clk) tb_wr_en = 1'b0;
61         @(negedge tb_rd_clk) tb_rd_en = 1'b1;
62
63         for (idx = 0; idx < FIFO_DEPTH; idx = idx + 1) begin
64             @(negedge tb_rd_clk);
65             $display("Read cycle
66 -> %04d", idx, tb_rd_data);
67             @(negedge tb_rd_clk) tb_rd_en = 1'b0;
68             #50 $stop;
69         end
70     end
71
72
73
74 endmodule
75
76
```


### 3.0 WAVEFORM




### 4.0 IMPLEMENTATION




## 5.0 RTL ANALYSIS



## 6.0 SYNTHESIS




## 7.0 POWER REPORT



## 8.0 Timing Report

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 8.427 ns	Worst Hold Slack (WHS): 0.149 ns	Worst Pulse Width Slack (WPWS): 19.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 72	Total Number of Endpoints: 72	Total Number of Endpoints: 62

## 2.0 Fast to slow pulse to pulse synchronizer



### 2.1.1 DFF Code

```
1 module DFF (clk,rst,D,Q);
2   input clk ,rst;
3   input D;
4   output reg Q;
5
6   always @(posedge clk or posedge rst) begin
7     if (rst) begin
8       Q <= 0;
9     end else begin
10      Q <= D;
11    end
12  end
13 endmodule
14
```

## 2.1.2 Top Module


```
1 module top(clk1 ,clk2 ,rst ,pulse ,out);
2 input clk1 ,clk2 ,rst ,pulse;
3 output out;
4 wire out1 ,in2 ,out2 ,in3 ,out3
5 ,in4 ,out4 ,in5 ,out5 ,in6 ,out6
6 ,mux_out1 ,mux_out2;
7
8 DFF F1(.clk(clk1),.rst(rst),.D(mux_out2),.Q(out1));
9 DFF F2(.clk(clk2),.rst(rst),.D(in2),.Q(out2));
10 DFF F3(.clk(clk2),.rst(rst),.D(in3),.Q(out3));
11 DFF F4(.clk(clk2),.rst(rst),.D(in4),.Q(out4));
12 DFF F5(.clk(clk1),.rst(rst),.D(in5),.Q(out5));
13 DFF F6(.clk(clk1),.rst(rst),.D(in6),.Q(out6));
14
15 assign in2 = out1;
16 assign in3 = out2;
17 assign in4 = out3;
18 assign in5 = out4;
19 assign in6 = out5;
20 assign mux_out1 = (out6)? 1'b0 : out1;
21 assign mux_out2 = (pulse)? 1'b1 : mux_out1;
22 assign out = (out3 & ~out4);
23
24 endmodule
```




## 2.1.3 Test Bench

```
1  module tb();
2      reg clk1, clk2, rst, pulse;
3      wire out;
4
5      top DUT (
6          .clk1(clk1),
7          .clk2(clk2),
8          .rst(rst),
9          .pulse(pulse),
10         .out(out)
11     );
12
13     initial begin
14         clk1 = 0;
15         forever #5 clk1 = ~clk1;
16     end
17
18     initial begin
19         clk2 = 0;
20         forever #7 clk2 = ~clk2;
21     end
22
23     initial begin
24         rst = 1; pulse = 0;
25         #12 rst = 0;
26         #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
27         #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
28         #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
29         #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
30         #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
31         #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
32         #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
33         #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
34         #1 $stop;
35     end
36
37     initial begin
38         $monitor("T=%0t | rst=%b | pulse=%b | out=%b",
39             $time, rst, pulse, out);
40     end
41 endmodule
```


## 2.2 Waveform



## 2.3 SYNTHESIS



### 3.0 Slow to fast pulse to pulse synchronizer



#### 3.1.1 DFF Code

```
1 module DFF (clk,rst,D,Q);
2   input clk ,rst;
3   input D;
4   output reg Q;
5
6   always @(posedge clk or posedge rst) begin
7     if (rst) begin
8       Q <= 0;
9     end else begin
10      Q <= D;
11    end
12  end
13 endmodule
14
```


### 3.1.2 Top Module

```
1  module top(clk1 ,clk2 ,rst ,in ,out);
2  input clk1 ,clk2 ,rst ,in;
3  output out;
4  wire out1 ,in2 ,out2 ,in3 ,out3 ,in4 ,out4;
5
6  DFF F1(.clk(clk1),.rst(rst),.D(in),.Q(out1));
7  DFF F2(.clk(clk2),.rst(rst),.D(in2),.Q(out2));
8  DFF F3(.clk(clk2),.rst(rst),.D(in3),.Q(out3));
9  DFF F4(.clk(clk2),.rst(rst),.D(in4),.Q(out4));
10
11 assign in2 = out1;
12 assign in3 = out2;
13 assign in4 = out3;
14 assign out = (out3 & ~out4);
15
16 endmodule
```

### 3.1.3 Test Bench

```
1  module tb;
2      reg clk1, clk2, rst, in;
3      wire out;
4
5      top DUT (
6          .clk1(clk1),
7          .clk2(clk2),
8          .rst(rst),
9          .in(in),
10         .out(out)
11     );
12
13     initial begin
14         clk1 = 0;
15         forever #5 clk1 = ~clk1;
16     end
17
18     initial begin
19         clk2 = 0;
20         forever #7 clk2 = ~clk2;
21     end
22
23     initial begin
24         rst = 1; in = 0;
25         #12 rst = 0;
26         #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
27         #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
28         #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
29         #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
30         #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
31         #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
32         #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
33         #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
34         #1 $stop;
35     end
36
37     initial begin
38         $monitor("T=%0t | rst=%b | in=%b | out=%b",
39             $time, rst, in, out);
40     end
41 endmodule
```

## 3.2 Waveform



## 3.3 SYNTHESIS

