


1.0 INTRODUCTION

Asynchronous FIFO

Block Diagram



1.1 TWO STAGE SYNCHRONIZER FLIP-FLOPS

```
1 module syn2stage #(parameter SIG_WIDTH = 4)(
 2 input wire i_clk,
3 input wire i rst n,
 4 input wire [SIG_WIDTH-1:0] i_sig,
 5 output reg [SIG_WIDTH-1:0] o_sig_sync
 6 );
 7 reg [SIG_WIDTH-1:0] sig_r;
8 always@(posedge i_clk or negedge i_rst_n) begin
9 if(!i_rst_n) begin
10 sig_r <= 3'b0;
11  o_sig_sync <= 3'b0;</pre>
12 end else begin
13 sig_r <= i_sig;</pre>
14 o_sig_sync <= sig_r;</pre>
15 end
16 end
17 endmodule
```

1.2 GRAY TO BINARY

```
1 module gray2bin(
 2 input wire [3:0] i_gray,
3 output reg [3:0] o_bin
4 );
 5 always@(*) begin
6 case(i gray)
7 4'b0000: o_bin = 4'b0000;
8 4'b0001: o_bin = 4'b0001;
9 4'b0011: o_bin = 4'b0010;
10 4'b0010: o bin = 4'b0011;
11 4'b0110: o_bin = 4'b0100;
12 4'b0111: o_bin = 4'b0101;
13 4'b0101: o bin = 4'b0110;
14 4'b0100: o bin = 4'b0111;
15 4'b1100: o_bin = 4'b1000;
16 4'b1101: o bin = 4'b1001;
17 4'b1111: o_bin = 4'b1010;
18 4'b1110: o_bin = 4'b1011;
19 4'b1010: o bin = 4'b1100;
20 4'b1011: o_bin = 4'b1101;
21 4'b1001: o_bin = 4'b1110;
22 4'b1000: o bin = 4'b1111;
23 default: o_bin = 4'b0000;
24 endcase
25
    end
    endmodule
```

1.3 MEMORY

```
1 module fifo mem #(
     parameter MEM_DEPTH = 8,
     parameter MEM_WIDTH = 4
4 )(
      input wire i_wr_clk,
                                          i_rst_n,
     input wire
                                          i_wr_en,
     input wire [MEM WIDTH-1:0]
                                          i wr data,
      input wire [$clog2(MEM_DEPTH)-1:0] i_wr_addr,
                                          i_rd_clk,
                                          i_rd_en,
     input wire [$clog2(MEM_DEPTH)-1:0] i_rd_addr,
     output reg [MEM_WIDTH-1:0]
                                         o_rd_data
     reg [MEM_WIDTH-1:0] fifo_array [0:MEM_DEPTH-1];
      integer idx;
     always @(posedge i_rd_clk or negedge i_rst_n) begin
       if (!i_rst_n) begin
         o_rd_data <= 'b0;
        else if (i_rd_en) begin
          o_rd_data <= fifo_array[i_rd_addr];</pre>
      always @(posedge i_wr_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
          for (idx = 0; idx < MEM_DEPTH; idx = idx + 1) begin</pre>
            fifo_array[idx] <= 'b0;</pre>
        else if (i_wr_en) begin
         fifo_array[i_wr_addr] <= i_wr_data;</pre>
```

1.4 WRITE POINTER

```
1 module wrptr_full #(
    parameter PTR_WIDTH = 3
   )(
     input wire
                                   i_wr_clk,
    input wire
                                    i_rst_n,
                                    i_wr_en,
    input wire [PTR_WIDTH:0] i_rdptr_sync,
output reg [PTR_WIDTH:0] o_wrptr,
   output reg [PTR_WIDTH:0]
    output wire [PTR_WIDTH-1:0] o_wraddr,
    output wire
                                    o_full_flag
     assign o_wraddr = o_wrptr[PTR_WIDTH-1:0];
     assign o_full_flag = ({~o_wrptr[PTR_WIDTH], o_wrptr[PTR_WIDTH-1:0]}
                            == i_rdptr_sync);
     always @(posedge i_wr_clk or negedge i_rst_n) begin
       if (!i_rst_n) begin
         o_wrptr <= 'b0;
      else if (i_wr_en && !o_full_flag) begin
         o_wrptr <= o_wrptr + 1;</pre>
```

1.5 BINARY TO GRAY

```
1 module bin2gray(
2 input wire [3:0] i_bin,
3 output reg [3:0] o_gray
4);
   always@(*) begin
6 case(i_bin)
7 4'b0000: o_gray = 4'b0000;
8 4'b0001: o_gray = 4'b0001;
9 4'b0010: o gray = 4'b0011;
10 4'b0011: o_gray = 4'b0010;
11 4'b0100: o_gray = 4'b0110;
12 4'b0101: o_gray = 4'b0111;
13 4'b0110: o gray = 4'b0101;
14 4'b0111: o_gray = 4'b0100;
15 4'b1000: o_gray = 4'b1100;
16 4'b1001: o_gray = 4'b1101;
17 4'b1010: o_gray = 4'b1111;
18 4'b1011: o_gray = 4'b1110;
19 4'b1100: o_gray = 4'b1010;
20 4'b1101: o_gray = 4'b1011;
21 4'b1110: o_gray = 4'b1001;
4'b1111: o gray = 4'b1000;
23 default: o_gray = 4'b0000;
24 endcase
25 end
26 endmodule
```

1.6 READ POINTER

```
1 module rdptr_empty #(
    parameter PTR_WIDTH = 3
   )(
     input wire
                                 i_rd_clk,
    input wire
                                 i_rst_n,
    input wire
                                 i_rd_en,
    input wire [PTR_WIDTH:0]
                                i_wrptr_sync,
    output reg [PTR_WIDTH:0] o_rdptr,
    output wire [PTR_WIDTH-1:0] o_rdaddr,
    output wire
                                 o_empty_flag
11 );
12
    assign o_rdaddr = o_rdptr[PTR_WIDTH-1:0];
     assign o_empty_flag = (o_rdptr == i_wrptr_sync);
     always @(posedge i_rd_clk or negedge i_rst_n) begin
       if (!i_rst_n) begin
         o_rdptr <= 'b0;
       end
       else if (i_rd_en && !o_empty_flag) begin
21
        o_rdptr <= o_rdptr + 1;
    end
   endmodule
```

1.0 TOP MODULE

```
1 module async_fifo #(parameter DATA_WIDTH=4, parameter FIFO_DEPTH=8)(
   input wire i_rst_n,
   input wire i_wr_clk,
    input wire i_wr_en,
   input wire [DATA_WIDTH-1:0] i_wr_data,
 6 input wire i_rd_clk,
 7 input wire i_rd_en,
   output wire [DATA_WIDTH-1:0] o_rd_data,
   output wire o_full,
10 output wire o_empty
parameter PTR_WIDTH = $clog2(FIFO_DEPTH);
wire enable_wr;
14 wire enable_rd;
15 wire [PTR_WIDTH:0] rdptr,wrptr;
16 wire [PTR_WIDTH:0] rdptr_sync;
    wire [PTR_WIDTH:0] wrptr_sync;
18 wire [PTR_WIDTH:0] rdptr_b2g_out;
19 wire [PTR_WIDTH:0] wrptr_b2g_out;
wire [PTR_WIDTH:0] rdptr_g2b_out;
wire [PTR_WIDTH:0] wrptr_g2b_out;
22 wire [PTR_WIDTH-1:0] wraddr;
23 wire [PTR_WIDTH-1:0] rdaddr;
24 assign enable_wr = (i_wr_en && !o_full);
    assign enable_rd = (i_rd_en && !o_empty);
26 fifo_mem #(.MEM_DEPTH(FIFO_DEPTH), .MEM_WIDTH(DATA_WIDTH)) u_fifo_mem (
27 .i_rst_n(i_rst_n),
28 .i_wr_clk(i_wr_clk),
29 .i_wr_en(enable_wr),
30 .i_wr_data(i_wr_data),
31 .i_wr_addr(wraddr),
32 .i_rd_clk(i_rd_clk),
.i_rd_en(enable_rd),
34 .i_rd_addr(rdaddr),
35 .o_rd_data(o_rd_data)
37 wrptr_full #(.PTR_WIDTH(PTR_WIDTH)) u_wrptr_full (
38 .i_wr_clk(i_wr_clk),
39 .i_rst_n(i_rst_n),
40 .i_wr_en(i_wr_en),
41 .i_rdptr_sync(rdptr_g2b_out),
    .o_wrptr(wrptr),
```


```
.o_wraddr(wraddr),
    .o_full_flag(o_full)
   bin2gray u_wrptr_bin2gray(
    .i_bin(wrptr),
    .o_gray(wrptr_b2g_out)
   syn2stage #(.SIG_WIDTH(DATA_WIDTH)) u_wrptr_syn(
10 .i_clk(i_rd_clk),
   .i_rst_n(i_rst_n),
    .i_sig(wrptr_b2g_out),
    .o_sig_sync(wrptr_sync)
   gray2bin u_wrptr_gray2bin(
    .i_gray(wrptr_sync),
    .o_bin(wrptr_g2b_out)
19 rdptr_empty #(.PTR_WIDTH(PTR_WIDTH)) u_rdptr_empty (
   .i_rd_clk(i_rd_clk),
   .i_rst_n(i_rst_n),
   .i_rd_en(i_rd_en),
   .i_wrptr_sync(wrptr_g2b_out),
.o_rdptr(rdptr),
25 .o_rdaddr(rdaddr),
26 .o_empty_flag(o_empty)
28 bin2gray u_rdptr_bin2gray(
29 .i_bin(rdptr),
30 .o_gray(rdptr_b2g_out)
32 syn2stage #(.SIG_WIDTH(DATA_WIDTH)) u_rdptr_syn(
33 .i_clk(i_wr_clk),
34 .i_rst_n(i_rst_n),
35 .i_sig(rdptr_b2g_out),
36 .o_sig_sync(rdptr_sync)
38 gray2bin u_rdptr_gray2bin(
39 .i_gray(rdptr_sync),
40 .o_bin(rdptr_g2b_out)
```

2.0 TESTBENCH


```
• • •
                                                                                                                                                                                                                    tb_rst_n;
tb_wr_clk;
                                                   reg [DATA_WIDTH-1:0] tb_wr_data; reg tb_rd_clk;
                                                   wire [DATA_WIDTH-1:0] tb_rd_data;
                                                                                                                                                                                                               tb_empty;
                                                     async_fifo #(.DATA_WIDTH(DATA_WIDTH), .FIFO_DEPTH(FIFO_DEPTH)) u_tb_fifo (
                                                       async_ti+0 #(.DATA_MIDTH(D)
.i_rst_n (tb_rst_n),
.i_wr_clk (tb_wr_clk),
.i_wr_en (tb_wr_en),
.i_wr_data (tb_wr_edata),
.i_rd_clk (tb_rd_clk),
.i_rd_en (tb_rd_en),
.o_rd_data (tb_rd_data),
.f_d_en (t
                                                                  .o_full (tb_full),
.o_empty (tb_empty)
                                                     forever begin

#5 tb_rd_clk = ~tb_rd_clk;
                                                 forever begin
#10 tb_wr_clk = ~tb_wr_clk;
99 end
40 end
41
42 initial begin
43 tb_wr_clk = 0;
44 tb_rd_clk = 0;
45 tb_rst_n = 1;
46 tb_wr_en = 0;
47 tb_wr_data = 0;
48 tb_rd_en = 0;
49
50 #20 tb_rst_n = 0;
51 #20;
53
54 for (idx = 0; idx < FIFO_DEPTH; idx = 1;
55 @(negedge tb_wr_clk);
56 tb_wr_en = 1'b1;
57 tb_wr_data = idx + 2;
58 end
60 @(negedge tb_wr_clk) tb_wr_en = 1'b0;
61 @(negedge tb_rd_clk) tb_rd_en = 1'b1;
62
63 for (idx = 0; idx < FIFO_DEPTH; idx = 1;
64 @(negedge tb_rd_clk);
65 $display("Read cycle
66 -> Bada =
67 ", idx, tb_rd_data);
68 @(negedge tb_rd_clk) tb_rd_en = 1'b0;
69 #50 $stop;
60 end
                                                                for (idx = 0; idx < FIFO_DEPTH; idx = idx + 1) begin
  @(negedge tb_wr_clk);
  tb_wr_en = 1'b1;
  tb_wr_data = idx + 2;</pre>
                                                                   for (idx = 0; idx < FIFO_DEPTH; idx = idx + 1) begin
@(negedge tb_rd_clk);
$display("Read cycle</pre>
```


3.0 WAVEFORM




4.0 IMPLEMENTATION



5.0 RTL ANALYSIS



6.0 SYNTHESIS



7.0 POWER REPORT

Settings
Summary (0.067 W, Margin: N/A)
Power Supply
V Utilization Details

Hierarchical (0.005 W) Clocks (0.001 W)

✓ Signals (<0.001 W)
</p>

Data (<0.001 W) Clock Enable (<0.001 W) Set/Reset (0 W)

Total Number of Endpoints: 72

derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.067 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.3°C

Thermal Margin: 74.7°C (14.9 W)

Effective ϑJA : 5.0°C/W Power supplied to off-chip devices: 0 W



Total Number of Endpoints:


62

8.0 Timing Report

Setup Hold Pulse Width 0.149 ns Worst Negative Slack (WNS): 8.427 ns Worst Hold Slack (WHS): Worst Pulse Width Slack (WPWS): 19.500 ns Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0

Total Number of Endpoints: 72

2.0 Fast to slow pulse to pulse synchronizer



2.1.1 DFF Code

```
module DFF (clk,rst,D,Q);
    input clk ,rst;
    input D;
    output reg Q;
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            Q <= 0;
        end else begin
            Q \leftarrow D;
11
        end
    end
12
    endmodule
13
```


2.1.2 Top Module

```
1 module top(clk1 ,clk2 ,rst ,pulse ,out);
   input clk1 ,clk2 ,rst ,pulse;
   output out;
   wire out1 ,in2 ,out2 ,in3 ,out3
   ,in4 ,out4 ,in5 ,out5 ,in6 ,out6
    ,mux_out1 ,mux_out2;
   DFF F1(.clk(clk1),.rst(rst),.D(mux_out2),.Q(out1));
   DFF F2(.clk(clk2),.rst(rst),.D(in2),.Q(out2));
   DFF F3(.clk(clk2),.rst(rst),.D(in3),.Q(out3));
   DFF F4(.clk(clk2),.rst(rst),.D(in4),.Q(out4));
   DFF F5(.clk(clk1),.rst(rst),.D(in5),.Q(out5));
    DFF F6(.clk(clk1),.rst(rst),.D(in6),.Q(out6));
   assign in2 = out1;
16 assign in3 = out2;
17 assign in4 = out3;
18 assign in5 = out4;
   assign in6 = out5;
20   assign mux_out1 = (out6)? 1'b0 : out1;
   assign mux_out2 = (pulse)? 1'b1 : mux_out1;
   assign out = (out3 & ~out4);
   endmodule
```


2.1.3 Test Bench

```
module tb();
     reg clk1, clk2, rst, pulse;
     wire out;
     top DUT (
       .clk1(clk1),
       .clk2(clk2),
      .pulse(pulse),
       .out(out)
     initial begin
       forever #5 clk1 = ~clk1;
     clk2 = 0;
      forever #7 clk2 = ~clk2;
       rst = 1; pulse = 0;
       #12 rst = 0;
       #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 1; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 pulse = 0; repeat(3)@(negedge clk1); repeat(3)@(negedge clk2);
       #1 $stop;
     initial begin
       $monitor("T=%0t | rst=%b | pulse=%b | out=%b",
                $time, rst, pulse, out);
```


2.2 Waveform



2.3 SYNTHESIS



3.0 Slow to fast pulse to pulse synchronizer



3.1.1 DFF Code

```
module DFF (clk,rst,D,Q);
input clk ,rst;
input D;
output reg Q;

always @(posedge clk or posedge rst) begin
if (rst) begin
Q <= 0;
end else begin
Q <= D;
end
end
end
endmodule
</pre>
```

3.1.2 Top Module

```
module top(clk1 ,clk2 ,rst ,in ,out);
input clk1 ,clk2 ,rst ,in;
output out;
wire out1 ,in2 ,out2 ,in3 ,out3 ,in4 ,out4;

DFF F1(.clk(clk1),.rst(rst),.D(in),.Q(out1));
DFF F2(.clk(clk2),.rst(rst),.D(in2),.Q(out2));
DFF F3(.clk(clk2),.rst(rst),.D(in3),.Q(out3));
DFF F4(.clk(clk2),.rst(rst),.D(in4),.Q(out4));

assign in2 = out1;
assign in3 = out2;
assign in4 = out3;
assign out = (out3 & ~out4);

endmodule
```

3.1.3 Test Bench

```
1 module tb;
      reg clk1, clk2, rst, in;
      wire out;
     top DUT (
       .clk1(clk1),
        .clk2(clk2),
       .rst(rst),
        .in(in),
        .out(out)
11
      );
      initial begin
        clk1 = 0;
        forever #5 clk1 = ~clk1;
      end
      initial begin
       c1k2 = 0;
       forever #7 clk2 = ~clk2;
      initial begin
       rst = 1; in = 0;
        #12 rst = 0;
        #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 1; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 in = 0; @(negedge clk1); repeat(3)@(negedge clk2);
        #1 $stop;
      initial begin
        $monitor("T=%0t | rst=%b | in=%b | out=%b",
                 $time, rst, in, out);
      end
```

3.2 Waveform



3.3 SYNTHESIS

