This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture's machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

## **B.1** MACHINE INSTRUCTION FORMAT

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:

- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)




Figure B-1. General Machine Instruction Format

The following sections discuss this format.

#### B.1.1 Legacy Prefixes

The legacy prefixes noted in Figure B-1 include 66H, 67H, F2H and F3H. They are optional, except when F2H, F3H and 66H are used in new instruction extensions. Legacy prefixes must be placed before REX prefixes.

Refer to Chapter 2, "Instruction Format," in the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 2A*, for more information on legacy prefixes.

#### B.1.2 REX Prefixes

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on REX prefixes.

## B.1.3 Opcode Fields

The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.

Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field (2 bits), the reg field (3 bits; this field is sometimes an opcode extension), and the R/M field (3 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.

If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on opcodes.

## B.1.4 Special Fields

Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.

Field Name	Description	Number of Bits
reg	General-register specifier (see Table B-4 or B-5).	3
W	Specifies if data is byte or full-sized, where full-sized is 16 or 32 bits (see Table B-6).	1
S	Specifies sign extension of an immediate field (see Table B-7).	1
sreg2	Segment register specifier for CS, SS, DS, ES (see Table B-8).	2
sreg3	Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8).	3
eee	Specifies a special-purpose (control or debug) register (see Table B-9).	3
tttn	For conditional instructions, specifies a condition asserted or negated (see Table B-12).	4
d	Specifies direction of data operation (see Table B-11).	1

Table B-1. Special Fields Within Instruction Encodings

## B.1.4.1 Reg Field (reg) for Non-64-Bit Modes

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

Table B-2. Encoding of reg Field When w Field is Not Present in Instruction

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations
000	AX	EAX
001	CX	ECX
010	DX	EDX
011	BX	EBX
100	SP	ESP
101	BP	EBP
110	SI	ESI
111	DI	EDI

Table B-3. Encoding of reg Field When w Field is Present in Instruction

Register Specified by reg Field During 16-Bit Data Operations			
	Function	of w Field	
reg	When w = 0	When w = 1	
000	AL	AX	
001	CL	CX	
010	DL	DX	
011	BL	BX	
100	АН	SP	
101	CH	BP	
110	DH	SI	
111	BH	DI	

Register Specified by reg Field During 32-Bit Data Operations			
	Function of w Field		
reg	When w = 0	When w = 1	
000	AL	EAX	
001	CL	ECX	
010	DL	EDX	
011	BL	EBX	
100	АН	ESP	
101	CH	EBP	
110	DH	ESI	
111	ВН	EDI	

#### B.1.4.2 Reg Field (reg) for 64-Bit Mode

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence of and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

Table B-4. E	ncoding of	reg Field When	w Field is Not	Present in Instruction
--------------	------------	----------------	----------------	------------------------

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations	Register Selected during 64-Bit Data Operations
000	AX	EAX	RAX
001	CX	ECX	RCX
010	DX	EDX	RDX
011	BX	EBX	RBX
100	SP	ESP	RSP
101	BP	EBP	RBP
110	SI	ESI	RSI
111	DI	EDI	RDI

Table B-5. Encoding of reg Field When w Field is Present in Instruction

Register Specified by reg Field During 16-Bit Data Operations			
	Function	of w Field	
reg	When w = 0	When w = 1	
000	AL	AX	
001	CL	CX	
010	DL	DX	
011	BL	BX	
100	AH <sup>1</sup>	SP	
101	CH <sup>1</sup>	BP	
110	$DH^1$	SI	
111	BH <sup>1</sup>	DI	

	Register Specified by reg Field During 32-Bit Data Operations			
	Function o	of w Field		
reg	When w = 0	When w = 1		
000	AL	EAX		
001	CL	ECX		
010	DL	EDX		
011	BL	EBX		
100	AH*	ESP		
101	CH*	EBP		
110	DH*	ESI		
111	BH*	EDI		

#### NOTES:

#### B.1.4.3 Encoding of Operand Size (w) Bit

The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

Table B-6. Encoding of Operand Size (w) Bit

w Bit	Operand Size When Operand-Size Attribute is 16 Bits	Operand Size When Operand-Size Attribute is 32 Bits
0	8 Bits	8 Bits
1	16 Bits	32 Bits

<sup>1.</sup> AH, CH, DH, BH can not be encoded when REX prefix is used. Such an expression defaults to the low byte.

#### B.1.4.4 Sign-Extend (s) Bit

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

Table B-7. Encoding of Sign-Extend (s) Bit

s	Effect on 8-Bit Immediate Data	Effect on 16- or 32-Bit Immediate Data
0	None	None
1	Sign-extend to fill 16-bit or 32-bit destination	None

#### B.1.4.5 Segment Register (sreg) Field

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

Table B-8. Encoding of the Segment Register (sreg) Field

2-Bit sreg2 Field	Segment Register Selected
00	ES
01	CS
10	SS
11	DS

	Segment Register Selected
3-Bit sreg3 Field	
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	Reserved <sup>1</sup>
111	Reserved

#### **NOTES:**

## B.1.4.6 Special-Purpose Register (eee) Field

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 though 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

Table B-9. Encoding of Special-Purpose Register (eee) Field

eee	Control Register	Debug Register
000	CR0	DR0
001	Reserved <sup>1</sup>	DR1
010	CR2	DR2
011	CR3	DR3
100	CR4	Reserved
101	Reserved	Reserved
110	Reserved	DR6
111	Reserved	DR7

#### **NOTES:**

<sup>1.</sup> Do not use reserved encodings.

<sup>1.</sup> Do not use reserved encodings.

#### B.1.4.7 Condition Test (tttn) Field

For conditional instructions (such as conditional jumps and set on condition), the condition test field (tttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition (n = 0) or its negation (n = 1).

- For 1-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the second opcode byte.

Table B-10 shows the encoding of the tttn field.

Mnemonic Condition tttn 0000 0 Overflow 0001 NO No overflow B, NAE 0010 Below, Not above or equal 0011 NB, AE Not below, Above or equal 0100 E.Z Equal, Zero 0101 NE, NZ Not equal, Not zero BE, NA 0110 Below or equal, Not above NBE, A 0111 Not below or equal, Above 1000 S Sign 1001 NS Not sign P. PE 1010 Parity, Parity Even NP, PO Not parity, Parity Odd 1011 1100 L, NGE Less than, Not greater than or equal to NL, GE Not less than, Greater than or equal to 1101 1110 LE, NG Less than or equal to, Not greater than NLE, G 1111 Not less than or equal to, Greater than

Table B-10. Encoding of Conditional Test (tttn) Field

#### B.1.4.8 Direction (d) Bit

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.

- When used for integer instructions, the d bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol "d" in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the d bit is shown as bit 2 of the first byte of the primary opcode.

Source	Destination
reg Field	ModR/M or SIB Byte
ModR/M or SIB Byte	rea Field

Table B-11. Encoding of Operation Direction (d) Bit

#### **B.1.5** Other Notes

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.

**d** 0

Table B-12. Notes on Instruction Encoding

Symbol	Note
Α	A value of 11B in bits 7 and 6 of the ModR/M byte is reserved.
В	A value of O1B (or 10B) in bits 7 and 6 of the ModR/M byte is reserved.

# B.2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes

Instruction and Format	Encoding
AAA - ASCII Adjust after Addition	0011 0111
AAD - ASCII Adjust AX before Division	1101 0101 : 0000 1010
AAM - ASCII Adjust AX after Multiply	1101 0100 : 0000 1010
AAS - ASCII Adjust AL after Subtraction	0011 1111
ADC - ADD with Carry	
register1 to register2	0001 000w:11 reg1 reg2
register2 to register1	0001 001w:11 reg1 reg2
memory to register	0001 001w: mod reg r/m
register to memory	0001 000w: mod reg r/m
immediate to register	1000 00sw : 11 010 reg : immediate data
immediate to AL, AX, or EAX	0001 010w : immediate data
immediate to memory	1000 00sw : mod 010 r/m : immediate data
ADD - Add	
register1 to register2	0000 000w: 11 reg1 reg2
register2 to register1	0000 001w:11 reg1 reg2
memory to register	0000 001w: mod reg r/m
register to memory	0000 000w : mod reg r/m
immediate to register	1000 00sw : 11 000 reg : immediate data
immediate to AL, AX, or EAX	0000 010w : immediate data
immediate to memory	1000 00sw : mod 000 r/m : immediate data
AND - Logical AND	
register1 to register2	0010 000w: 11 reg1 reg2
register2 to register1	0010 001w:11 reg1 reg2
memory to register	0010 001w: mod reg r/m
register to memory	0010 000w : mod reg r/m
immediate to register	1000 00sw : 11 100 reg : immediate data
immediate to AL, AX, or EAX	0010 010w : immediate data
immediate to memory	1000 00sw: mod 100 r/m: immediate data

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
ARPL - Adjust RPL Field of Selector	
from register	0110 0011 : 11 reg1 reg2
from memory	0110 0011 : mod reg r/m
BOUND - Check Array Against Bounds	0110 0010 : mod <sup>A</sup> reg r/m
BSF - Bit Scan Forward	
register1, register2	0000 1111 : 1011 1100 : 11 reg1 reg2
memory, register	0000 1111 : 1011 1100 : mod reg r/m
BSR - Bit Scan Reverse	
register1, register2	0000 1111 : 1011 1101 : 11 reg1 reg2
memory, register	0000 1111 : 1011 1101 : mod reg r/m
BSWAP - Byte Swap	0000 1111 : 1100 1 reg
BT - Bit Test	
register, immediate	0000 1111 : 1011 1010 : 11 100 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
register1, register2	0000 1111 : 1010 0011 : 11 reg2 reg1
memory, reg	0000 1111 : 1010 0011 : mod reg r/m
BTC - Bit Test and Complement	
register, immediate	0000 1111 : 1011 1010 : 11 111 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 111 r/m : imm8 data
register1, register2	0000 1111 : 1011 1011 : 11 reg2 reg1
memory, reg	0000 1111 : 1011 1011 : mod reg r/m
BTR - Bit Test and Reset	
register, immediate	0000 1111 : 1011 1010 : 11 110 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 110 r/m : imm8 data
register1, register2	0000 1111 : 1011 0011 : 11 reg2 reg1
memory, reg	0000 1111 : 1011 0011 : mod reg r/m
BTS - Bit Test and Set	
register, immediate	0000 1111 : 1011 1010 : 11 101 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 101 r/m : imm8 data
register1, register2	0000 1111 : 1010 1011 : 11 reg2 reg1
memory, reg	0000 1111 : 1010 1011 : mod reg r/m
CALL - Call Procedure (in same segment)	
direct	1110 1000 : full displacement
register indirect	1111 1111 : 11 010 reg
memory indirect	1111 1111 : mod 010 r/m
CALL - Call Procedure (in other segment)	
direct	1001 1010 : unsigned full offset, selector
indirect	1111 1111 : mod 011 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
CBW - Convert Byte to Word	1001 1000
CDQ - Convert Doubleword to Qword	1001 1001
CLC - Clear Carry Flag	1111 1000
CLD - Clear Direction Flag	1111 1100
CLI - Clear Interrupt Flag	1111 1010
CLTS - Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110
CMC - Complement Carry Flag	1111 0101
CMP - Compare Two Operands	
register1 with register2	0011 100w:11 reg1 reg2
register2 with register1	0011 101w:11 reg1 reg2
memory with register	0011 100w: mod reg r/m
register with memory	0011 101w: mod reg r/m
immediate with register	1000 00sw: 11 111 reg: immediate data
immediate with AL, AX, or EAX	0011 110w : immediate data
immediate with memory	1000 00sw: mod 111 r/m: immediate data
CMPS/CMPSB/CMPSW/CMPSD - Compare String Operands	1010 011w
CMPXCHG - Compare and Exchange	
register1, register2	0000 1111 : 1011 000w : 11 reg2 reg1
memory, register	0000 1111 : 1011 000w : mod reg r/m
CPUID - CPU Identification	0000 1111 : 1010 0010
CWD - Convert Word to Doubleword	1001 1001
CWDE – Convert Word to Doubleword	1001 1000
DAA - Decimal Adjust AL after Addition	0010 0111
DAS – Decimal Adjust AL after Subtraction	0010 1111
DEC - Decrement by 1	
register	1111 111w:11 001 reg
register (alternate encoding)	0100 1 reg
memory	1111 111w: mod 001 r/m
DIV - Unsigned Divide	
AL, AX, or EAX by register	1111 011w:11 110 reg
AL, AX, or EAX by memory	1111 011w: mod 110 r/m
HLT - Halt	1111 0100
IDIV - Signed Divide	
AL, AX, or EAX by register	1111 011w:11 111 reg
AL, AX, or EAX by memory	1111 011w: mod 111 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
IMUL - Signed Multiply	
AL, AX, or EAX with register	1111 011w:11 101 reg
AL, AX, or EAX with memory	1111 011w: mod 101 reg
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
register with memory	0000 1111 : 1010 1111 : mod reg r/m
register1 with immediate to register2	0110 10s1 : 11 reg1 reg2 : immediate data
memory with immediate to register	0110 10s1 : mod reg r/m : immediate data
IN – Input From Port	
fixed port	1110 010w: port number
variable port	1110 110w
INC – Increment by 1	
гед	1111 111w:11 000 reg
reg (alternate encoding)	0100 0 reg
memory	1111 111w: mod 000 r/m
INS – Input from DX Port	0110 110w
INT n - Interrupt Type n	1100 1101 : type
INT - Single-Step Interrupt 3	1100 1100
INTO – Interrupt 4 on Overflow	1100 1110
INVD - Invalidate Cache	0000 1111 : 0000 1000
INVLPG - Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
INVPCID - Invalidate Process-Context Identifier	0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m
IRET/IRETD - Interrupt Return	1100 1111
Jcc - Jump if Condition is Met	
8-bit displacement	0111 tttn:8-bit displacement
full displacement	0000 1111 : 1000 tttn : full displacement
JCXZ/JECXZ – Jump on CX/ECX Zero Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
JMP - Unconditional Jump (to same segment)	
short	1110 1011 : 8-bit displacement
direct	1110 1001 : full displacement
register indirect	1111 1111 : 11 100 reg
memory indirect	1111 1111 : mod 100 r/m
JMP - Unconditional Jump (to other segment)	
direct intersegment	1110 1010 : unsigned full offset, selector
indirect intersegment	1111 1111 : mod 101 r/m
LAHF - Load Flags into AHRegister	1001 1111

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

from register	Instruction and Format	Encoding
From memory	LAR - Load Access Rights Byte	
LEA - Load Fffective Address	from register	0000 1111 : 0000 0010 : 11 reg1 reg2
LEA - Load Effective Address	from memory	0000 1111 : 0000 0010 : mod reg r/m
LEAVE - High Level Procedure Exit         1100 1001           LES - Load Pointer to ES         1100 0100 : mod <sup>A,B</sup> reg r/m           LES - Load Pointer to FS         0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m           LGDT - Load Global Descriptor Table Register         0000 1111 : 1001 : mod <sup>A</sup> reg r/m           LGDT - Load Interrupt Descriptor Table Register         0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m           LLDT - Load Local Descriptor Table Register         0000 1111 : 0000 0000 : mod <sup>A</sup> 011 r/m           LDTR from register         0000 1111 : 0000 0000 : mod 010 r/m           LDTR from memory         0000 1111 : 0000 0000 : mod 010 r/m           LMSW - Load Machine Status Word         remergister           from register         0000 1111 : 0000 0001 : mod 110 r/m           LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110 w           LOOP - Loop Count         1110 0010 : 8-bit displacement           LOOPD/LOOPE - Loop Count while Zero/Equal         1110 0000 : 8-bit displacement           LSC - Load Segment Limit         1110 0000 : 8-bit displacement           LSC - Load Pointer to SS         0000 1111 : 0000 0001 : 11 reg1 reg2           from memory         0000 1111 : 0000 0001 : 11 ond reg r/m           LSS - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from	LDS - Load Pointer to DS	1100 0101 : mod <sup>A,B</sup> reg r/m
LES - Load Pointer to ES	LEA - Load Effective Address	1000 1101 : mod <sup>A</sup> reg r/m
LFS - Load Pointer to FS	LEAVE – High Level Procedure Exit	1100 1001
LGDT - Load Global Descriptor Table Register         0000 1111: 0000 0001: mod^A 1010 r/m           LGS - Load Pointer to GS         0000 1111: 1011 0101: mod^A reg r/m           LIDT - Load Interrupt Descriptor Table Register         0000 1111: 0000 0000: mod^A 011 r/m           LDTR from register         0000 1111: 0000 0000: mod 010 r/m           LDTR from memory         0000 1111: 0000 0000: mod 010 r/m           LMSW - Load Machine Status Word         0000 1111: 0000 0001: mod 110 r/m           from register         0000 1111: 0000 0001: mod 110 r/m           LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110w           LOOP - Loop Count         1110 0001: 8-bit displacement           LOOP- Loop Count while Zero/Equal         1110 0000: 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000: 8-bit displacement           LOSS - Load Segment Limit         1110 0000: 9-bit displacement           LSS - Load Pointer to SS         0000 1111: 0000 0001: 11 reg1 reg2           from memory         0000 1111: 0000 0001: 11 reg1 reg2           from memory         0000 1111: 0000 0000: 11 011 reg           from register         0000 1111: 0000 0000: mod 011 r/m           MOV - Move Data         1000 100w: 11 reg1 reg2           register1 to register2 <td< th=""><th>LES – Load Pointer to ES</th><th>1100 0100 : mod<sup>A,B</sup> reg r/m</th></td<>	LES – Load Pointer to ES	1100 0100 : mod <sup>A,B</sup> reg r/m
LGS - Load Pointer to GS	LFS - Load Pointer to FS	0000 1111 : 1011 0100 : mod <sup>A</sup> reg г/m
LIDT - Load Interrupt Descriptor Table Register         0000 1111: 0000 0001: mod <sup>A</sup> 011 r/m           LDTR from register         0000 1111: 0000 0000: 11 010 reg           LDTR from memory         0000 1111: 0000 0000: mod 010 r/m           LMSW - Load Machine Status Word         rom register           from memory         0000 1111: 0000 0001: 11 110 reg           from memory         0000 1111: 0000 0001: mod 110 r/m           LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSW/LODSD - Load String Operand         1010 110w           LODP - Loop Count         1110 0010: 8-bit displacement           LOOP Z/LOOPE - Loop Count while zero/Equal         1110 0000: 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000: 8-bit displacement           LSL - Load Segment Limit         0000 1111: 0000 0011: 11 reg1 reg2           from memory         0000 1111: 0000 0011: 11 reg1 reg2           from memory         0000 1111: 0010: mod <sup>A</sup> reg r/m           LSS - Load Pointer to SS         0000 1111: 0000 0000: 11 011 reg           LTR - Load Task Register         0000 1111: 0000 0000: 11 011 reg           from memory         0000 1111: 0000 0000: mod 011 r/m           MOV - Move Data         1000 100w: 11 reg1 reg2           register 1 to register 2         1000 100w: 11 reg1 reg2 <t< th=""><th>LGDT - Load Global Descriptor Table Register</th><th>0000 1111 : 0000 0001 : mod<sup>A</sup> 010 r/m</th></t<>	LGDT - Load Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 010 r/m
LDT - Load Local Descriptor Table Register	LGS - Load Pointer to GS	0000 1111 : 1011 0101 : mod <sup>A</sup> reg г/m
LDTR from register	LIDT - Load Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m
LDTR from memory	LLDT - Load Local Descriptor Table Register	
LMSW - Load Machine Status Word         0000 1111:0000 0001:11 110 reg           from register         0000 1111:0000 0001:mod 110 r/m           LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110w           LOOP - Loop Count         1110 0001:8-bit displacement           LOOPZ/LOOPE - Loop Count while Zero/Equal         1110 0001:8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000:8-bit displacement           LSL - Load Segment Limit         0000 1111:0000 0011:11 reg1 reg2           from memory         0000 1111:0000 0011:mod reg r/m           LSS - Load Pointer to SS         0000 1111:0010:mod^A reg r/m           LTR - Load Task Register         0000 1111:0000 0000:11 011 reg           from register         0000 1111:0000 0000:mod 011 r/m           MOV - Move Data         1000 100w:11 reg1 reg2           register1 to register2         1000 100w:11 reg1 reg2           register2 to register1         1000 101w:mod reg r/m           memory to reg         1000 101w:mod reg r/m           reg to memory         1000 100w:mod reg r/m           immediate to register         1100 011w:11 000 reg: immediate data           immediate to memory         1011 w reg: immediate data           immediate to memory         1100 011w:	LDTR from register	0000 1111 : 0000 0000 : 11 010 reg
from register         0000 1111 : 0000 0001 : 11 110 reg           from memory         0000 1111 : 0000 0001 : mod 110 r/m           LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110w           LOOP - Loop Count         1110 0001 : 8-bit displacement           LOOPZ/LOOPNE - Loop Count while Zero/Equal         1110 0001 : 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000 : 8-bit displacement           LSL - Load Segment Limit         0000 1111 : 0000 0011 : 11 reg1 reg2           from memory         0000 1111 : 0000 0001 : mod reg r/m           LSS - Load Pointer to SS         0000 1111 : 1011 0010 : mod reg r/m           LTR - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from memory         0000 1111 : 0000 0000 : mod 011 r/m           MOV - Move Data         1000 100w : 11 reg1 reg2           register1 to register2         1000 100w : 11 reg1 reg2           register2 to register1         1000 101w : mod reg r/m           memory to reg         1000 101w : mod reg r/m           reg to memory         1000 100w : mod reg : immediate data           immediate to register (alternate encoding)         1011 w reg : immediate data           immediate to memory         1100 011w : mod 000 r/m : immediate data <th>LDTR from memory</th> <th>0000 1111 : 0000 0000 : mod 010 r/m</th>	LDTR from memory	0000 1111 : 0000 0000 : mod 010 r/m
from memory	LMSW - Load Machine Status Word	
LOCK - Assert LOCK# Signal Prefix         1111 0000           LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110w           LOOP - Loop Count         1110 0010: 8-bit displacement           LOOPZ/LOOPE - Loop Count while Zero/Equal         1110 0000: 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000: 8-bit displacement           LSL - Load Segment Limit         1110 0000: 8-bit displacement           from register         0000 1111: 0000 0011: 11 reg1 reg2           from memory         0000 1111: 0000 0011: mod reg r/m           LSS - Load Pointer to SS         0000 1111: 1011 0010: mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111: 0000 0000: 11 011 reg           from memory         0000 1111: 0000 0000: 11 011 reg           MOV - Move Data         1000 100w: 11 reg1 reg2           register1 to register2         1000 100w: 11 reg1 reg2           register2 to register1         1000 101w: 11 reg1 reg2           memory to reg         1000 101w: mod reg r/m           reg to memory         1000 100w: mod reg r/m           immediate to register         1100 011w: 11 000 reg: immediate data           immediate to register (alternate encoding)         1011 w reg: immediate data           immediate to memory         1100 011w: mod 000 r/m: immediate data	from register	0000 1111 : 0000 0001 : 11 110 reg
LODS/LODSB/LODSW/LODSD - Load String Operand         1010 110w           LOOP - Loop Count         1110 0010 : 8-bit displacement           LOOPX/LOOPE - Loop Count while Zero/Equal         1110 0000 : 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000 : 8-bit displacement           LSL - Load Segment Limit         0000 1111 : 0000 0011 : 11 reg1 reg2           from memory         0000 1111 : 0000 0011 : mod reg r/m           LSS - Load Pointer to SS         0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from memory         0000 1111 : 0000 0000 : mod 011 r/m           MOV - Move Data         1000 100w : 11 reg1 reg2           register1 to register2         1000 100w : 11 reg1 reg2           register2 to register1         1000 101w : mod reg r/m           reg to memory         1000 100w : mod reg r/m           immediate to register         1100 011w : mod ooo reg : immediate data           immediate to register (alternate encoding)         1011 w reg : immediate data           immediate to memory         1100 011w : mod 000 r/m : immediate data	from memory	0000 1111 : 0000 0001 : mod 110 r/m
1110 0010 : 8-bit displacement	LOCK - Assert LOCK# Signal Prefix	1111 0000
LOOPZ/LOOPE - Loop Count while Zero/Equal         1110 0001 : 8-bit displacement           LOOPNZ/LOOPNE - Loop Count while not Zero/Equal         1110 0000 : 8-bit displacement           LSL - Load Segment Limit         0000 1111 : 0000 0011 : 11 reg1 reg2           from memory         0000 1111 : 0000 0011 : mod reg r/m           LSS - Load Pointer to SS         0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from memory         0000 1111 : 0000 0000 : mod 011 r/m           MOV - Move Data         0000 1100 : 11 reg1 reg2           register1 to register2         1000 100w : 11 reg1 reg2           memory to reg         1000 101w : mod reg r/m           reg to memory         1000 100w : mod reg r/m           immediate to register         1100 011w : 11 000 reg : immediate data           immediate to register (alternate encoding)         1011 w reg : immediate data           immediate to memory         1100 011w : mod 000 r/m : immediate data	LODS/LODSB/LODSW/LODSD - Load String Operand	1010 110w
LOOPNZ/LOOPNE - Loop Count while not Zero/Equal  LSL - Load Segment Limit  from register  0000 1111:0000 0011:11 reg1 reg2  from memory  0000 1111:0000 0011: mod reg r/m  LSS - Load Pointer to SS  0000 1111:1011 0010: mod^A reg r/m  LTR - Load Task Register  from register  0000 1111:0000 0000:11 011 reg  from memory  0000 1111:0000 0000: mod 011 r/m  MOV - Move Data  register1 to register2  register2 1000 100w:11 reg1 reg2  register2 to register1 1000 101w:11 reg1 reg2  memory to reg 1000 101w: mod reg r/m  reg to memory 1000 100w: mod reg r/m  immediate to register (alternate encoding) 1011 w reg: immediate data  immediate to memory 1100 011w: mod 000 r/m: immediate data	LOOP - Loop Count	1110 0010 : 8-bit displacement
LSL - Load Segment Limit         0000 1111 : 0000 0011 : 11 reg1 reg2           from memory         0000 1111 : 0000 0011 : mod reg r/m           LSS - Load Pointer to SS         0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from register         0000 1111 : 0000 0000 : mod 011 r/m           MOV - Move Data         0000 1100w : 11 reg1 reg2           register1 to register2         1000 100w : 11 reg1 reg2           memory to reg         1000 101w : mod reg r/m           reg to memory         1000 100w : mod reg r/m           immediate to register (alternate encoding)         1011 w reg : immediate data           immediate to memory         1100 011w : mod 000 r/m : immediate data	LOOPZ/LOOPE - Loop Count while Zero/Equal	1110 0001 : 8-bit displacement
from register 0000 1111 : 0000 0011 : 11 reg1 reg2  from memory 0000 1111 : 0000 0011 : mod reg r/m  LSS - Load Pointer to SS 0000 1111 : 1011 0010 : mod^A reg r/m  LTR - Load Task Register  from register 0000 1111 : 0000 0000 : 11 011 reg  from memory 0000 1111 : 0000 0000 : mod 011 r/m  MOV - Move Data  register1 to register2 1000 100w : 11 reg1 reg2  register2 to register1 1000 101w : 11 reg1 reg2  memory to reg 1000 101w : mod reg r/m  reg to memory 1000 100w : mod reg r/m  immediate to register 1100 011w : 11 000 reg : immediate data  immediate to register (alternate encoding) 1011 w reg : immediate data  immediate to memory 1100 011w : mod 000 r/m : immediate data	LOOPNZ/LOOPNE - Loop Count while not Zero/Equal	1110 0000 : 8-bit displacement
from memory         0000 1111 : 0000 0011 : mod reg r/m           LSS - Load Pointer to SS         0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111 : 0000 0000 : 11 011 reg           from register         0000 1111 : 0000 0000 : mod 011 r/m           MOV - Move Data         0000 100w : 11 reg1 reg2           register1 to register2         1000 100w : 11 reg1 reg2           memory to reg         1000 101w : mod reg r/m           reg to memory         1000 100w : mod reg r/m           immediate to register         1100 011w : 11 000 reg : immediate data           immediate to register (alternate encoding)         1011 w reg : immediate data           immediate to memory         1000 011w : mod 000 r/m : immediate data	LSL - Load Segment Limit	
LSS - Load Pointer to SS         0000 1111: 1011 0010: mod <sup>A</sup> reg r/m           LTR - Load Task Register         0000 1111: 0000 0000: 11 011 reg           from register         0000 1111: 0000 0000: mod 011 r/m           MOV - Move Data         0000 100w: 11 reg1 reg2           register1 to register2         1000 100w: 11 reg1 reg2           register2 to register1         1000 101w: mod reg r/m           reg to memory         1000 100w: mod reg r/m           immediate to register         1100 011w: 11 000 reg: immediate data           immediate to register (alternate encoding)         1011 w reg: immediate data           immediate to memory         1100 011w: mod 000 r/m: immediate data	from register	0000 1111 : 0000 0011 : 11 reg1 reg2
from register 0000 1111 : 0000 0000 : 11 011 reg from memory 0000 1111 : 0000 0000 : mod 011 r/m  MOV - Move Data register1 to register2 1000 100w : 11 reg1 reg2 register2 to register1 1000 101w : 11 reg1 reg2 memory to reg 1000 101w : mod reg r/m reg to memory 1000 100w : mod reg r/m immediate to register 1100 011w : 11 000 reg : immediate data immediate to register (alternate encoding) 1011 w reg : immediate data immediate to memory 1100 011w : mod 000 r/m : immediate data	from memory	
from register 0000 1111 : 0000 0000 : 11 011 reg from memory 0000 1111 : 0000 0000 : mod 011 r/m  MOV - Move Data  register1 to register2 1000 100w : 11 reg1 reg2  register2 to register1 1000 101w : 11 reg1 reg2  memory to reg 1000 101w : mod reg r/m  reg to memory 1000 100w : mod reg r/m  immediate to register 1100 011w : 11 000 reg : immediate data  immediate to register (alternate encoding) 1011 w reg : immediate data  immediate to memory 1100 011w : mod 000 r/m : immediate data	LSS - Load Pointer to SS	0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m
from memory 0000 1111 : 0000 0000 : mod 011 r/m  MOV - Move Data  register1 to register2 1000 100w : 11 reg1 reg2  register2 to register1 1000 101w : 11 reg1 reg2  memory to reg 1000 101w : mod reg r/m  reg to memory 1000 100w : mod reg r/m  immediate to register 1100 011w : 11 000 reg : immediate data  immediate to register (alternate encoding) 1011 w reg : immediate data  immediate to memory 1100 011w : mod 000 r/m : immediate data	LTR – Load Task Register	
register1 to register2 1000 100w: 11 reg1 reg2 register2 to register1 1000 101w: 11 reg1 reg2 memory to reg 1000 101w: mod reg r/m reg to memory 1000 100w: mod reg r/m immediate to register 1100 011w: 11 000 reg: immediate data immediate to register (alternate encoding) 1011 w reg: immediate data immediate to memory 1100 011w: mod 000 r/m: immediate data	from register	0000 1111 : 0000 0000 : 11 011 reg
register1 to register2  register2 to register1  1000 101w: 11 reg1 reg2  memory to reg  1000 101w: mod reg r/m  reg to memory  1000 100w: mod reg r/m  immediate to register  1100 011w: 11 000 reg: immediate data  immediate to register (alternate encoding)  1011 w reg: immediate data  immediate to memory  1100 011w: mod 000 r/m: immediate data	from memory	0000 1111 : 0000 0000 : mod 011 r/m
register2 to register1 1000 101w: 11 reg1 reg2  memory to reg 1000 101w: mod reg r/m  reg to memory 1000 100w: mod reg r/m  immediate to register 1100 011w: 11 000 reg: immediate data  immediate to register (alternate encoding) 1011 w reg: immediate data  immediate to memory 1100 011w: mod 000 r/m: immediate data	MOV - Move Data	
memory to reg 1000 101w: mod reg r/m  reg to memory 1000 100w: mod reg r/m  immediate to register 1100 011w: 11 000 reg: immediate data  immediate to register (alternate encoding) 1011 w reg: immediate data  immediate to memory 1100 011w: mod 000 r/m: immediate data	register1 to register2	1000 100w:11 reg1 reg2
reg to memory 1000 100w: mod reg r/m immediate to register 1100 011w: 11 000 reg: immediate data immediate to register (alternate encoding) 1011 w reg: immediate data immediate to memory 1100 011w: mod 000 r/m: immediate data	register2 to register1	1000 101w:11 reg1 reg2
immediate to register  1100 011w: 11 000 reg: immediate data  immediate to register (alternate encoding)  1011 w reg: immediate data  immediate to memory  1100 011w: mod 000 r/m: immediate data	memory to reg	1000 101w : mod reg r/m
immediate to register (alternate encoding)  1011 w reg : immediate data  immediate to memory  1100 011w : mod 000 r/m : immediate data	reg to memory	1000 100w : mod reg r/m
immediate to memory 1100 011w: mod 000 r/m: immediate data	immediate to register	1100 011w:11 000 reg:immediate data
•	immediate to register (alternate encoding)	1011 w reg : immediate data
memory to AL, AX, or EAX 1010 000w: full displacement	immediate to memory	1100 011w: mod 000 r/m: immediate data
	memory to AL, AX, or EAX	1010 000w: full displacement

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
AL, AX, or EAX to memory	1010 001w: full displacement
MOV - Move to/from Control Registers	
CRO from register	0000 1111 : 0010 0010 : 000 reg
CR2 from register	0000 1111 : 0010 0010 : 010reg
CR3 from register	0000 1111 : 0010 0010 : 011 reg
CR4 from register	0000 1111 : 0010 0010 : 100 reg
register from CR0-CR4	0000 1111 : 0010 0000 : eee reg
MOV - Move to/from Debug Registers	
DRO-DR3 from register	0000 1111 : 0010 0011 : eee reg
DR4-DR5 from register	0000 1111 : 0010 0011 : eee reg
DR6-DR7 from register	0000 1111 : 0010 0011 : еее гед
register from DR6-DR7	0000 1111 : 0010 0001 : еее гед
register from DR4-DR5	0000 1111 : 0010 0001 : eee reg
register from DRO-DR3	0000 1111 : 0010 0001 : eee reg
MOV - Move to/from Segment Registers	
register to segment register	1000 1110 : 11 sreg3 reg
register to SS	1000 1110 : 11 sreg3 reg
memory to segment reg	1000 1110 : mod sreg3 r/m
memory to SS	1000 1110 : mod sreg3 r/m
segment register to register	1000 1100 : 11 sreg3 reg
segment register to memory	1000 1100 : mod sreg3 r/m
MOVBE - Move data after swapping bytes	
memory to register	0000 1111 : 0011 1000:1111 0000 : mod reg r/m
register to memory	0000 1111 : 0011 1000:1111 0001 : mod reg r/m
MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String	1010 010w
MOVSX - Move with Sign-Extend	
memory to reg	0000 1111 : 1011 111w : mod reg r/m
MOVZX - Move with Zero-Extend	
register2 to register1	0000 1111 : 1011 011w : 11 reg1 reg2
memory to register	0000 1111 : 1011 011w : mod reg r/m
MUL - Unsigned Multiply	
AL, AX, or EAX with register	1111 011w:11 100 reg
AL, AX, or EAX with memory	1111 011w: mod 100 r/m
NEG - Two's Complement Negation	
register	1111 011w:11 011 reg
memory	1111 011w: mod 011 r/m
NOP - No Operation	1001 0000

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
NOP - Multi-byte No Operation <sup>1</sup>	
register	0000 1111 0001 1111 : 11 000 reg
memory	0000 1111 0001 1111 : mod 000 r/m
NOT – One's Complement Negation	
register	1111 011w: 11 010 reg
memory	1111 011w: mod 010 r/m
OR – Logical Inclusive OR	
register1 to register2	0000 100w: 11 reg1 reg2
register2 to register1	0000 101w:11 reg1 reg2
memory to register	0000 101w: mod reg r/m
register to memory	0000 100w : mod reg r/m
immediate to register	1000 00sw : 11 001 reg : immediate data
immediate to AL, AX, or EAX	0000 110w : immediate data
immediate to memory	1000 00sw : mod 001 r/m : immediate data
OUT - Output to Port	
fixed port	1110 011w: port number
variable port	1110 111w
OUTS - Output to DX Port	0110 111w
POP - Pop a Word from the Stack	
register	1000 1111 : 11 000 reg
register (alternate encoding)	0101 1 reg
memory	1000 1111 : mod 000 r/m
POP - Pop a Segment Register from the Stack (Note: CS cannot be sreg2 in this usage.)	
segment register DS, ES	000 sreg2 111
segment register SS	000 sreg2 111
segment register FS, GS	0000 1111: 10 sreg3 001
POPA/POPAD - Pop All General Registers	0110 0001
POPF/POPFD - Pop Stack into FLAGS or EFLAGS Register	1001 1101
PUSH - Push Operand onto the Stack	
register	1111 1111 : 11 110 reg
register (alternate encoding)	0101 0 reg
memory	1111 1111 : mod 110 r/m
immediate	0110 10s0 : immediate data
PUSH – Push Segment Register onto the Stack	
segment register CS,DS,ES,SS	000 sreg2 110
segment register FS,GS	0000 1111: 10 sreg3 000

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
PUSHA/PUSHAD - Push All General Registers	0110 0000
PUSHF/PUSHFD - Push Flags Register onto the Stack	1001 1100
RCL – Rotate thru Carry Left	
register by 1	1101 000w:11 010 reg
memory by 1	1101 000w: mod 010 r/m
register by CL	1101 001w:11 010 reg
memory by CL	1101 001w: mod 010 r/m
register by immediate count	1100 000w : 11 010 reg : imm8 data
memory by immediate count	1100 000w : mod 010 r/m : imm8 data
RCR - Rotate thru Carry Right	
register by 1	1101 000w:11 011 reg
memory by 1	1101 000w: mod 011 r/m
register by CL	1101 001w:11 011 reg
memory by CL	1101 001w: mod 011 r/m
register by immediate count	1100 000w : 11 011 reg : imm8 data
memory by immediate count	1100 000w: mod 011 r/m: imm8 data
RDMSR - Read from Model-Specific Register	0000 1111 : 0011 0010
RDPMC - Read Performance Monitoring Counters	0000 1111 : 0011 0011
RDTSC - Read Time-Stamp Counter	0000 1111 : 0011 0001
RDTSCP - Read Time-Stamp Counter and Processor ID	0000 1111 : 0000 0001: 1111 1001
REP INS - Input String	1111 0011 : 0110 110w
REP LODS - Load String	1111 0011 : 1010 110w
REP MOVS - Move String	1111 0011 : 1010 010w
REP OUTS - Output String	1111 0011 : 0110 111w
REP STOS - Store String	1111 0011 : 1010 101w
REPE CMPS - Compare String	1111 0011 : 1010 011w
REPE SCAS – Scan String	1111 0011 : 1010 111w
REPNE CMPS - Compare String	1111 0010 : 1010 011w
REPNE SCAS - Scan String	1111 0010 : 1010 111w
RET - Return from Procedure (to same segment)	
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET - Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
ROL - Rotate Left	
register by 1	1101 000w : 11 000 reg
memory by 1	1101 000w: mod 000 r/m
register by CL	1101 001w:11 000 reg
memory by CL	1101 001w: mod 000 r/m
register by immediate count	1100 000w : 11 000 reg : imm8 data
memory by immediate count	1100 000w : mod 000 r/m : imm8 data
ROR - Rotate Right	
register by 1	1101 000w:11 001 reg
memory by 1	1101 000w: mod 001 r/m
register by CL	1101 001w:11 001 reg
memory by CL	1101 001w: mod 001 r/m
register by immediate count	1100 000w : 11 001 reg : imm8 data
memory by immediate count	1100 000w : mod 001 r/m : imm8 data
RSM - Resume from System Management Mode	0000 1111 : 1010 1010
SAHF - Store AH into Flags	1001 1110
SAL - Shift Arithmetic Left	same instruction as SHL
SAR - Shift Arithmetic Right	
register by 1	1101 000w:11 111 reg
memory by 1	1101 000w: mod 111 r/m
register by CL	1101 001w:11 111 reg
memory by CL	1101 001w: mod 111 r/m
register by immediate count	1100 000w : 11 111 reg : imm8 data
memory by immediate count	1100 000w: mod 111 r/m: imm8 data
SBB - Integer Subtraction with Borrow	
register1 to register2	0001 100w:11 reg1 reg2
register2 to register1	0001 101w:11 reg1 reg2
memory to register	0001 101w: mod reg r/m
register to memory	0001 100w : mod reg r/m
immediate to register	1000 00sw : 11 011 reg : immediate data
immediate to AL, AX, or EAX	0001 110w : immediate data
immediate to memory	1000 00sw : mod 011 r/m : immediate data
SCAS/SCASB/SCASW/SCASD - Scan String	1010 111w
SETcc - Byte Set on Condition	
register	0000 1111 : 1001 tttn : 11 000 reg
memory	0000 1111 : 1001 tttn : mod 000 r/m
SGDT - Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

SHL - Shift Left	Instruction and Format	Encoding
memory by 1	SHL - Shift Left	
Register by CL	register by 1	1101 000w:11 100 reg
memory by CL	memory by 1	1101 000w: mod 100 r/m
register by immediate count  memory by immediate count  shtD - Double Precision Shift Left  register by immediate count  memory by CL  SHR - Shift Right  register by 1  1101 000w: 111 101 reg  memory by 1  1101 000w: 111 101 reg  memory by 1  1101 000w: 111 101 reg  memory by 1  1101 001w: 111 101 reg  memory by CL  memory by CL  1101 001w: 111 101 reg  memory by CL  memory by GL  1101 001w: 111 101 reg  memory by GL  memory by immediate count  1100 000w: 11 101 reg: imm8 data  shrRD - Double Precision Shift Right  register by immediate count  1100 000w: mod 101 r/m: imm8 data  SHRD - Double Precision Shift Right  register by immediate count  0000 1111: 1010 1100: 11 reg2 reg1: imm8  memory by immediate count  0000 1111: 1010 1100: 11 reg2 reg1: imm8  memory by immediate count  0000 1111: 1010 1100: 11 reg2 reg1: imm8  memory by immediate count  0000 1111: 1010 1100: 11 reg2 reg1  memory by CL  0000 1111: 1010 1101: 11 reg2 reg1  memory by CL  0000 1111: 1010 1100: 11 reg2 reg1  memory by CL  0000 1111: 1010 1100: 11 reg2 reg1  memory by CL  0000 1111: 1010 1100: 11 reg2 reg1  memory by CL  0000 1111: 1000 0000: 11 reg  show - Store Interrupt Descriptor Table Register  1000 1111: 0000 0000: 11 reg  to memory  0000 1111: 0000 0000: 11 000 reg  to memory  0000 1111: 0000 0000: 11 000 reg  to memory  0000 1111: 0000 0000: 11 000 reg  to memory  0000 1111: 0000 0000: 11 100 reg  to memory  0000 1111: 0000 0000: 11 100 reg  to memory  0000 1111: 0000 0000: 11 100 reg  1111 1001  STD - Set Carry Flag  1111 1001  STD - Set Uncertion Flag  1111 1001  STD - Set Uncertion Flag  1111 1001  STD - Set Interrupt Flag  111	register by CL	1101 001w: 11 100 reg
memory by immediate count	memory by CL	1101 001w: mod 100 r/m
SHLD - Double Precision Shift Left         0000 1111:1010 0100:11 reg2 reg1:imm8           register by immediate count         0000 1111:1010 0100:mod reg r/m:imm8           register by CL         0000 1111:1010 0101:mod reg r/m           MEM - Shift Right         0000 1111:1010 0101:mod reg r/m           Felsiter by 1         1101 000w:11 101 reg           memory by 1         1101 000w:mod 101 r/m           register by CL         1101 001w:ndl 101 r/m           memory by CL         1101 001w:ndl 101 r/m           memory by Immediate count         1100 000w:ndl 101 r/m           register by immediate count         1100 000w:ndl 101 r/m:mm8 data           SHRD - Double Precision Shift Right         1100 000w:ndl 101 r/m:imm8 data           register by immediate count         0000 1111:1010 1100:11 reg2 reg1:imm8           memory by immediate count         0000 1111:1010 1100:11 reg2 reg1:imm8           memory by immediate count         0000 1111:1010 1100:00 mod reg r/m:imm8           register by CL         0000 1111:1010 1100:11 reg2 reg1           memory by CL         0000 1111:1010 1101:11 reg2 reg1           memory by CL         0000 1111:1010 1101:11 reg2 reg1           memory by CL         0000 1111:0000 0000:1100 reg           SIDT - Store Interrupt Descriptor Table Register         0000 1111:0000 0000:11000 reg           to regis	register by immediate count	1100 000w : 11 100 reg : imm8 data
register by immediate count  memory by immediate count  memory by immediate count  memory by CL  memory by mimediate count  memory by CL  memory b	memory by immediate count	1100 000w: mod 100 r/m: imm8 data
memory by immediate count  register by CL  memory by CL  memory by CL  SHR - Shift Right  register by CL  memory by 1  memory modelate count own and 100 r/m  modelate count own and 100 r/	SHLD - Double Precision Shift Left	
register by CL	register by immediate count	0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8
memory by CL         0000 1111 : 1010 0101 : mod reg r/m           SHR - Shift Right         1101 000w : 11 101 reg           memory by 1         1101 000w : mod 101 r/m           register by CL         1101 001w : mod 101 r/m           memory by CL         1101 001w : mod 101 r/m           register by immediate count         1100 000w : 11 101 reg : imm8 data           memory by immediate count         1100 000w : mod 101 r/m : imm8 data           SHRD - Double Precision Shift Right         0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8           memory by immediate count         0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8           memory by immediate count         0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8           memory by immediate count         0000 1111 : 1010 1100 : 11 reg2 reg1           memory by immediate count         0000 1111 : 1010 1100 : 11 reg2 reg1           memory by CL         0000 1111 : 1010 1101 : 11 reg2 reg1           memory by CL         0000 1111 : 1010 1101 : 11 reg2 reg1           sIDT - Store Interrupt Descriptor Table Register         0000 1111 : 0000 0001 : mod A0 01 r/m           SIDT - Store Local Descriptor Table Register         0000 1111 : 0000 0000 : 11 000 reg           to register         0000 1111 : 0000 0000 : 11 1000 reg           to memory         0000 1111 : 0000 0000 : 11 1000 reg           STC - Set Carry Flag         <	memory by immediate count	0000 1111 : 1010 0100 : mod reg r/m : imm8
SHR - Shift Right         1101 000w: 11 101 reg           memory by 1         1101 000w: mod 101 r/m           register by CL         1101 001w: 11 101 reg           memory by CL         1101 001w: mod 101 r/m           register by immediate count         1100 000w: mod 101 r/m: imm8 data           SHRD - Double Precision Shift Right         1100 000w: mod 101 r/m: imm8 data           register by immediate count         0000 1111: 1010 1100: 11 reg2 reg1: imm8           memory by immediate count         0000 1111: 1010 1100: mod reg r/m: imm8           register by CL         0000 1111: 1010 1101: 11 reg2 reg1           memory by CL         0000 1111: 1010 1101: 11 reg2 reg1           memory by CL         0000 1111: 1010 1101: mod reg r/m           SIDT - Store Interrupt Descriptor Table Register         0000 1111: 0000 0001: mod^A 001 r/m           SLDT - Store Local Descriptor Table Register         0000 1111: 0000 0000: 11 000 reg           to memory         0000 1111: 0000 0000: 11 1000 reg           to memory         0000 1111: 0000 0001: 11 100 reg           to memory         0000 1111: 0000 0001: mod 100 r/m           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1001           STC - Set Interrupt Flag         1111 1011           STC - Set Register         0000 1111: 0000 0000: 11	register by CL	0000 1111 : 1010 0101 : 11 reg2 reg1
register by 1	memory by CL	0000 1111 : 1010 0101 : mod reg r/m
memory by 1 register by CL memory by CL register by CL 1101 001w: 11 101 reg 1100 000w: mod 101 r/m 1100 000w: 11 101 reg 1100 000w: 11 101 reg: imm8 data 1100 000w: mod 101 r/m: imm8 data 1100 000w: mod 101 r/m: imm8 data 1100 000w: mod 101 r/m: imm8 data  SHRD - Double Precision Shift Right register by immediate count 0000 1111: 1010 1100: 11 reg2 reg1: imm8 memory by immediate count 0000 1111: 1010 1100: mod reg r/m: imm8 register by CL 0000 1111: 1010 1101: 11 reg2 reg1 memory by CL 0000 1111: 1010 1101: mod reg r/m SIDT - Store Interrupt Descriptor Table Register 10000 1111: 0000 0001: mod^A 001 r/m SLDT - Store Local Descriptor Table Register 10000 1111: 0000 0000: mod 000 r/m SMSW - Store Machine Status Word 10 register 10 memory 0000 1111: 0000 0001: 11 100 reg 1111: 0000 0001: mod 100 r/m STC - Set Carry Flag 1111 1001 STO - Set Direction Flag 1111 1001 STO - Set Direction Flag 1111 1011 STOS/STOSB/STOSW/STOSD - Store String Data 1000 1111: 0000 0000: 11 001 reg	SHR - Shift Right	
register by CL	register by 1	1101 000w:11 101 reg
memory by CL register by immediate count 1100 000w: 11 101 reg: imm8 data memory by immediate count 1100 000w: mod 101 r/m: imm8 data  SHRD - Double Precision Shift Right register by immediate count 0000 1111: 1010 1100: 11 reg2 reg1: imm8 memory by immediate count 0000 1111: 1010 1100: mod reg r/m: imm8 register by CL 0000 1111: 1010 1101: 11 reg2 reg1 memory by CL 0000 1111: 1010 1101: mod reg r/m SIDT - Store Interrupt Descriptor Table Register 10000 1111: 0000 0001: mod^A 001 r/m SLDT - Store Local Descriptor Table Register 10000 1111: 0000 0000: 11 000 reg 10000 1111: 0000 0000: mod 000 r/m  SMSW - Store Machine Status Word 10000 1111: 0000 0001: 11 100 reg 10000 1111: 0000 0001: mod 100 r/m  STC - Set Carry Flag 1111 1001 STD - Set Direction Flag 1111 1011 STI - Set Interrupt Flag 1111 1011 STOS/STOSB/STOSW/STOSD - Store String Data 10000 1111: 0000 0000: 11 001 reg	memory by 1	1101 000w: mod 101 r/m
register by immediate count  memory by immediate count  SHRD - Double Precision Shift Right  register by immediate count  0000 1111: 1010 1100: 11 reg2 reg1: imm8  memory by immediate count  0000 1111: 1010 1100: mod reg r/m: imm8  register by CL  0000 1111: 1010 1101: mod reg r/m: imm8  register by CL  0000 1111: 1010 1101: mod reg r/m  SIDT - Store Interrupt Descriptor Table Register  to register  to register  0000 1111: 0000 0000: 11 000 reg  to memory  0000 1111: 0000 0000: 11 000 reg  to memory  0000 1111: 0000 0000: 11 100 reg  to register  0000 1111: 0000 0001: 11 100 reg  to memory  0000 1111: 0000 0001: mod 100 r/m  STC - Set Carry Flag  1111 1001  STC - Set Direction Flag  1111 1011  STO - Set Direction Flag  1111 1011  STOS/STOSB/STOSB/STOSD/- Store String Data  to register  0000 1111: 0000 0000: 11 001 reg	register by CL	1101 001w:11 101 reg
### The Count	memory by CL	1101 001w: mod 101 r/m
SHRD - Double Precision Shift Right         0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8           register by immediate count         0000 1111 : 1010 1100 : mod reg r/m : imm8           register by CL         0000 1111 : 1010 1101 : 11 reg2 reg1           memory by CL         0000 1111 : 1010 1101 : mod reg r/m           SIDT - Store Interrupt Descriptor Table Register         0000 1111 : 0000 0001 : mod^A 001 r/m           SLDT - Store Local Descriptor Table Register         0000 1111 : 0000 0000 : 11 000 reg           to register         0000 1111 : 0000 0000 : mod 000 r/m           SMSW - Store Machine Status Word         0000 1111 : 0000 0001 : 11 100 reg           to memory         0000 1111 : 0000 0001 : mod 100 r/m           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1001           STD - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSB/STOSD/STOSD - Store String Data         1010 101 w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	register by immediate count	1100 000w : 11 101 reg : imm8 data
register by immediate count  memory by CL  memory by CL  slDT - Store Interrupt Descriptor Table Register  to register  to register  memory  memor	memory by immediate count	1100 000w: mod 101 r/m: imm8 data
memory by immediate count         0000 1111: 1010 1100: mod reg r/m: imm8           register by CL         0000 1111: 1010 1101: 11 reg2 reg1           memory by CL         0000 1111: 1010 1101: mod reg r/m           SIDT - Store Interrupt Descriptor Table Register         0000 1111: 0000 0001: mod A 001 r/m           SLDT - Store Local Descriptor Table Register         0000 1111: 0000 0000: 11 000 reg           to register         0000 1111: 0000 0000: mod 000 r/m           SMSW - Store Machine Status Word         0000 1111: 0000 0001: 11 100 reg           to memory         0000 1111: 0000 0001: 11 100 reg           to memory         1111 1001           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111: 0000 0000: 11 001 reg	SHRD - Double Precision Shift Right	
register by CL	register by immediate count	0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8
Memory by CL	memory by immediate count	0000 1111 : 1010 1100 : mod reg r/m : imm8
SIDT - Store Interrupt Descriptor Table Register         0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m           SLDT - Store Local Descriptor Table Register         0000 1111 : 0000 0000 : 11 000 reg           to register         0000 1111 : 0000 0000 : mod 000 r/m           SMSW - Store Machine Status Word         0000 1111 : 0000 0001 : 11 100 reg           to memory         0000 1111 : 0000 0001 : mod 100 r/m           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1011           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	register by CL	0000 1111 : 1010 1101 : 11 reg2 reg1
SLDT - Store Local Descriptor Table Register         to register       0000 1111 : 0000 0000 : 11 000 reg         to memory       0000 1111 : 0000 0000 : mod 000 r/m         SMSW - Store Machine Status Word       0000 1111 : 0000 0001 : 11 100 reg         to register       0000 1111 : 0000 0001 : mod 100 r/m         STC - Set Carry Flag       1111 1001         STD - Set Direction Flag       1111 1101         STI - Set Interrupt Flag       1111 1011         STOS/STOSB/STOSW/STOSD - Store String Data       1010 101w         STR - Store Task Register       0000 1111 : 0000 0000 : 11 001 reg	memory by CL	_
to register 0000 1111 : 0000 0000 : 11 000 reg  to memory 0000 1111 : 0000 0000 : mod 000 r/m  SMSW - Store Machine Status Word  to register 0000 1111 : 0000 0001 : 11 100 reg  to memory 0000 1111 : 0000 0001 : mod 100 r/m  STC - Set Carry Flag 1111 1001  STD - Set Direction Flag 1111 1101  STI - Set Interrupt Flag 1111 1011  STOS/STOSB/STOSW/STOSD - Store String Data 1010 101w  STR - Store Task Register 0000 1111 : 0000 0000 : 11 001 reg	SIDT - Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
to memory 0000 1111 : 0000 0000 : mod 000 r/m  SMSW - Store Machine Status Word  to register 0000 1111 : 0000 0001 : 11 100 reg  to memory 0000 1111 : 0000 0001 : mod 100 r/m  STC - Set Carry Flag 1111 1001  STD - Set Direction Flag 1111 1101  STI - Set Interrupt Flag 1111 1011  STOS/STOSB/STOSW/STOSD - Store String Data 1010 101w  STR - Store Task Register 0000 1111 : 0000 0000 : 11 001 reg	SLDT - Store Local Descriptor Table Register	
SMSW - Store Machine Status Word         0000 1111 : 0000 0001 : 11 100 reg           to memory         0000 1111 : 0000 0001 : mod 100 r/m           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	to register	0000 1111 : 0000 0000 : 11 000 reg
to register 0000 1111 : 0000 0001 : 11 100 reg  to memory 0000 1111 : 0000 0001 : mod 100 r/m  STC - Set Carry Flag 1111 1001  STD - Set Direction Flag 1111 1101  STI - Set Interrupt Flag 1111 1011  STOS/STOSB/STOSW/STOSD - Store String Data 1010 101w  STR - Store Task Register 0000 1111 : 0000 0000 : 11 001 reg	to memory	0000 1111 : 0000 0000 : mod 000 r/m
to memory 0000 1111 : 0000 0001 : mod 100 r/m  STC - Set Carry Flag 1111 1001  STD - Set Direction Flag 1111 1101  STI - Set Interrupt Flag 1111 1011  STOS/STOSB/STOSW/STOSD - Store String Data 1010 101w  STR - Store Task Register 0000 1111 : 0000 0000 : 11 001 reg	SMSW - Store Machine Status Word	
STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	to register	0000 1111 : 0000 0001 : 11 100 reg
STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	to memory	0000 1111 : 0000 0001 : mod 100 r/m
STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	STC - Set Carry Flag	1111 1001
STOS/STOSB/STOSW/STOSD - Store String Data         1010 101w           STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	STD - Set Direction Flag	1111 1101
STR - Store Task Register         0000 1111 : 0000 0000 : 11 001 reg	STI - Set Interrupt Flag	1111 1011
to register 0000 1111 : 0000 0000 : 11 001 reg	STOS/STOSB/STOSW/STOSD - Store String Data	1010 101w
<u> </u>	STR - Store Task Register	
to memory 0000 1111 : 0000 0000 : mod 001 r/m	to register	0000 1111 : 0000 0000 : 11 001 reg
	to memory	0000 1111 : 0000 0000 : mod 001 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
SUB - Integer Subtraction	
register1 to register2	0010 100w:11 reg1 reg2
register2 to register1	0010 101w:11 reg1 reg2
memory to register	0010 101w: mod reg r/m
register to memory	0010 100w: mod reg r/m
immediate to register	1000 00sw : 11 101 reg : immediate data
immediate to AL, AX, or EAX	0010 110w : immediate data
immediate to memory	1000 00sw: mod 101 r/m: immediate data
TEST - Logical Compare	
register1 and register2	1000 010w:11 reg1 reg2
memory and register	1000 010w: mod reg r/m
immediate and register	1111 011w: 11 000 reg: immediate data
immediate and AL, AX, or EAX	1010 100w : immediate data
immediate and memory	1111 011w: mod 000 r/m: immediate data
UD0 - Undefined instruction	0000 1111 : 1111 1111
UD1 - Undefined instruction	0000 1111 : 0000 1011
UD2 - Undefined instruction	0000 FFFF : 0000 1011
VERR - Verify a Segment for Reading	
register	0000 1111 : 0000 0000 : 11 100 reg
memory	0000 1111 : 0000 0000 : mod 100 r/m
VERW - Verify a Segment for Writing	
register	0000 1111 : 0000 0000 : 11 101 reg
memory	0000 1111 : 0000 0000 : mod 101 r/m
WAIT - Wait	1001 1011
WBINVD - Writeback and Invalidate Data Cache	0000 1111 : 0000 1001
WRMSR - Write to Model-Specific Register	0000 1111 : 0011 0000
XADD – Exchange and Add	
register1, register2	0000 1111 : 1100 000w : 11 reg2 reg1
memory, reg	0000 1111 : 1100 000w : mod reg r/m
XCHG - Exchange Register/Memory with Register	
register1 with register2	1000 011w:11 reg1 reg2
AX or EAX with reg	1001 0 reg
memory with reg	1000 011w: mod reg r/m
XLAT/XLATB - Table Look-up Translation	1101 0111
XOR - Logical Exclusive OR	
register1 to register2	0011 000w:11 reg1 reg2
register2 to register1	0011 001w:11 reg1 reg2
memory to register	0011 001w: mod reg r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
register to memory	0011 000w: mod reg r/m
immediate to register	1000 00sw : 11 110 reg : immediate data
immediate to AL, AX, or EAX	0011 010w: immediate data
immediate to memory	1000 00sw: mod 110 r/m: immediate data
Prefix Bytes	
address size	0110 0111
LOCK	1111 0000
operand size	0110 0110
CS segment override	0010 1110
DS segment override	0011 1110
ES segment override	0010 0110
FS segment override	0110 0100
GS segment override	0110 0101
SS segment override	0011 0110

#### **NOTES:**

## B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

Table B-14. Special Symbols

Symbol	Application
S	If the value of REX.W. is 1, it overrides the presence of 66H.
W	The value of bit W. in REX is has no effect.

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode

Instruction and Format	Encoding
ADC - ADD with Carry	
register1 to register2	0100 0R0B: 0001 000w: 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B: 0001 0001:11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B: 0001 001w: 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B: 0001 0011: 11 qwordreg1 qwordreg2
memory to register	0100 0RXB: 0001 001w: mod reg r/m
memory to qwordregister	0100 1RXB: 0001 0011: mod qwordreg r/m
register to memory	0100 0RXB: 0001 000w: mod reg r/m
qwordregister to memory	0100 1RXB : 0001 0001 : mod qwordreg r/m
immediate to register	0100 000B: 1000 00sw: 11 010 reg: immediate
immediate to qwordregister	0100 100B : 1000 0001 : 11 010 qwordreg : imm32
immediate to qwordregister	0100 1R0B : 1000 0011 : 11 010 qwordreg : imm8

<sup>1.</sup> The multi-byte NOP instruction does not alter the content of the register and will not issue a memory operation.

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate to AL, AX, or EAX	0001 010w: immediate data
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 010 r/m : immediate
immediate32 to memory64	0100 10XB: 1000 0001: mod 010 r/m: imm32
immediate8 to memory64	0100 10XB : 1000 0031 : mod 010 r/m : imm8
ADD - Add	
register1 to register2	0100 0R0B : 0000 000w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0000 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B : 0000 001w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0010 : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB : 0000 001w : mod reg r/m
memory64 to qwordregister	0100 1RXB : 0000 0000 : mod qwordreg r/m
register to memory	0100 ORXB : 0000 000w : mod reg r/m
qwordregister to memory64	0100 1RXB : 0000 0011 : mod qwordreg r/m
immediate to register	0100 0000B : 1000 00sw : 11 000 reg : immediate data
immediate32 to qwordregister	0100 100B: 1000 0001: 11 010 qwordreg: imm
immediate to AL, AX, or EAX	0000 010w : immediate8
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 000 r/m : immediate
immediate32 to memory64	0100 10XB: 1000 0001: mod 010 r/m: imm32
immediate8 to memory64	0100 10XB: 1000 0011: mod 010 r/m: imm8
AND – Logical AND	
register1 to register2	0100 0R0B 0010 000w:11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0010 0001 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B 0010 001w:11 reg1 reg2
register1 to register2	0100 1R0B 0010 0011 : 11 qwordreg1 qwordreg2
memory to register	0100 ORXB 0010 001 w : mod reg r/m
memory64 to qwordregister	0100 1RXB: 0010 0011: mod qwordreg r/m
register to memory	0100 0RXB : 0010 000w : mod reg r/m
qwordregister to memory64	0100 1RXB: 0010 0001: mod qwordreg r/m
immediate to register	0100 000B : 1000 00sw : 11 100 reg : immediate
immediate32 to qwordregister	0100 100B 1000 0001 : 11 100 qwordreg : imm32
immediate to AL, AX, or EAX	0010 010w : immediate
immediate32 to RAX	0100 1000 0010 1001 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 100 r/m : immediate
immediate32 to memory64	0100 10XB : 1000 0001 : mod 100 r/m : immediate32
immediate8 to memory64	0100 10XB: 1000 0011: mod 100 r/m: imm8
BSF - Bit Scan Forward	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	encoding for 64-Bit Mode (Contd.)  Encoding
register1, register2	0100 0R0B 0000 1111 : 1011 1100 : 11 reg1 reg2
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1100 : 11 qwordreg1 qwordreg2
memory, register	0100 0RXB 0000 1111 : 1011 1100 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1100 : mod qwordreg r/m
BSR - Bit Scan Reverse	
register1, register2	0100 0R0B 0000 1111 : 1011 1101 : 11 reg1 reg2
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1101 : 11 qwordreg1 qwordreg2
memory, register	0100 0RXB 0000 1111 : 1011 1101 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1101 : mod qwordreg r/m
BSWAP - Byte Swap	0000 1111 : 1100 1 reg
BSWAP - Byte Swap	0100 100B 0000 1111 : 1100 1 qwordreg
BT - Bit Test	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 100 reg: imm8
qwordregister, immediate8	0100 100B 1111 : 1011 1010 : 11 100 qwordreg: imm8 data
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
register1, register2	0100 0R0B 0000 1111 : 1010 0011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 0011 : 11 qwordreg2 qwordreg1
memory, reg	0100 0RXB 0000 1111 : 1010 0011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1010 0011 : mod qwordreg r/m
BTC - Bit Test and Complement	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 111 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 111 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 1011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1011 1011 : mod qwordreg r/m
BTR - Bit Test and Reset	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 110 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 110 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 0011 : 11 reg2 reg1

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 0011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 0011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1011 0011 : mod qwordreg r/m
BTS - Bit Test and Set	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 101 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 101 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1010 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1010 1011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1010 1011 : mod qwordreg r/m
CALL - Call Procedure (in same segment)	
direct	1110 1000 : displacement32
register indirect	0100 WR00 <sup>w</sup> 1111 1111 : 11 010 reg
memory indirect	0100 W0XB <sup>w</sup> 1111 1111 : mod 010 r/m
CALL - Call Procedure (in other segment)	
indirect	1111 1111 : mod 011 r/m
indirect	0100 10XB 0100 1000 1111 1111 : mod 011 r/m
CBW - Convert Byte to Word	1001 1000
CDQ - Convert Doubleword to Qword+	1001 1001
CDQE – RAX, Sign-Extend of EAX	0100 1000 1001 1001
CLC - Clear Carry Flag	1111 1000
CLD - Clear Direction Flag	1111 1100
CLI - Clear Interrupt Flag	1111 1010
CLTS - Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110
CMC - Complement Carry Flag	1111 0101
CMP - Compare Two Operands	
register1 with register2	0100 0R0B 0011 100w:11 reg1 reg2
qwordregister1 with qwordregister2	0100 1R0B 0011 1001 : 11 qwordreg1 qwordreg2
register2 with register1	0100 0R0B 0011 101w:11 reg1 reg2
qwordregister2 with qwordregister1	0100 1R0B 0011 101w:11 qwordreg1 qwordreg2
memory with register	0100 0RXB 0011 100w : mod reg r/m
memory64 with qwordregister	0100 1RXB 0011 1001 : mod qwordreg r/m
register with memory	0100 0RXB 0011 101w: mod reg r/m
qwordregister with memory64	0100 1RXB 0011 101w1 : mod qwordreg r/m
immediate with register	0100 000B 1000 00sw : 11 111 reg : imm

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate32 with qwordregister	0100 100B 1000 0001 : 11 111 qwordreg : imm64
immediate with AL, AX, or EAX	0011 110w : imm
immediate32 with RAX	0100 1000 0011 1101 : imm32
immediate with memory	0100 00XB 1000 00sw : mod 111 r/m : imm
immediate32 with memory64	0100 1RXB 1000 0001 : mod 111 r/m : imm64
immediate8 with memory64	0100 1RXB 1000 0011 : mod 111 r/m : imm8
CMPS/CMPSB/CMPSW/CMPSD/CMPSQ - Compare String Operands	
compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ]	1010 011w
qword at address RSI with qword at address RDI	0100 1000 1010 0111
CMPXCHG - Compare and Exchange	
register1, register2	0000 1111 : 1011 000w : 11 reg2 reg1
byteregister1, byteregister2	0100 000B 0000 1111 : 1011 0000 : 11 bytereg2 reg1
qwordregister1, qwordregister2	0100 100B 0000 1111 : 1011 0001 : 11 qwordreg2 reg1
memory, register	0000 1111 : 1011 000w : mod reg r/m
memory8, byteregister	0100 00XB 0000 1111 : 1011 0000 : mod bytereg r/m
memory64, qwordregister	0100 10XB 0000 1111 : 1011 0001 : mod qwordreg r/m
CPUID - CPU Identification	0000 1111 : 1010 0010
CQO - Sign-Extend RAX	0100 1000 1001 1001
CWD - Convert Word to Doubleword	1001 1001
CWDE - Convert Word to Doubleword	1001 1000
DEC - Decrement by 1	
register	0100 000B 1111 111w:11 001 reg
qwordregister	0100 100B 1111 1111 : 11 001 qwordreg
memory	0100 00XB 1111 111w: mod 001 r/m
memory64	0100 10XB 1111 1111 : mod 001 r/m
DIV - Unsigned Divide	
AL, AX, or EAX by register	0100 000B 1111 011w:11 110 reg
Divide RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 110 qwordreg
AL, AX, or EAX by memory	0100 00XB 1111 011w: mod 110 r/m
Divide RDX:RAX by memory64	0100 10XB 1111 0111 : mod 110 r/m
ENTER - Make Stack Frame for High Level Procedure	1100 1000 : 16-bit displacement : 8-bit level (L)
HLT - Halt	1111 0100
IDIV - Signed Divide	
AL, AX, or EAX by register	0100 000B 1111 011w:11 111 reg
RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 111 qwordreg
AL, AX, or EAX by memory	0100 00XB 1111 011w: mod 111 r/m
RDX:RAX by memory64	0100 10XB 1111 0111 : mod 111 r/m
IMUL - Signed Multiply	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
AL, AX, or EAX with register	0100 000B 1111 011w : 11 101 reg
RDX:RAX <- RAX with qwordregister	0100 100B 1111 0111 : 11 101 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 101 r/m
RDX:RAX <- RAX with memory64	0100 10XB 1111 0111 : mod 101 r/m
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
qwordregister1 <- qwordregister1 with qwordregister2	0100 1R0B 0000 1111 : 1010 1111 : 11 : qwordreg1 qwordreg2
register with memory	0100 ORXB 0000 1111 : 1010 1111 : mod reg r/m
qwordregister <- qwordregister withmemory64	0100 1RXB 0000 1111 : 1010 1111 : mod qwordreg r/m
register1 with immediate to register2	0100 0R0B 0110 10s1 : 11 reg1 reg2 : imm
qwordregister1 <- qwordregister2 with sign-extended immediate8	0100 1R0B 0110 1011 : 11 qwordreg1 qwordreg2 : imm8
qwordregister1 <- qwordregister2 with immediate32	0100 1R0B 0110 1001 : 11 qwordreg1 qwordreg2 : imm32
memory with immediate to register	0100 0RXB 0110 10s1 : mod reg r/m : imm
qwordregister <- memory64 with sign-extended immediate8	0100 1RXB 0110 1011 : mod qwordreg r/m : imm8
qwordregister <- memory64 with immediate32	0100 1RXB 0110 1001 : mod qwordreg r/m : imm32
IN - Input From Port	
fixed port	1110 010w: port number
variable port	1110 110w
INC - Increment by 1	
reg	0100 000B 1111 111w:11 000 reg
qwordreg	0100 100B 1111 1111 : 11 000 qwordreg
memory	0100 00XB 1111 111w: mod 000 r/m
memory64	0100 10XB 1111 1111 : mod 000 r/m
INS - Input from DX Port	0110 110w
INT n - Interrupt Type n	1100 1101 : type
INT - Single-Step Interrupt 3	1100 1100
INTO - Interrupt 4 on Overflow	1100 1110
INVD - Invalidate Cache	0000 1111 : 0000 1000
INVLPG - Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
INVPCID - Invalidate Process-Context Identifier	0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m
IRETO – Interrupt Return	1100 1111
Jcc - Jump if Condition is Met	
8-bit displacement	0111 tttn:8-bit displacement
displacements (excluding 16-bit relative offsets)	0000 1111 : 1000 tttn : displacement32
JCXZ/JECXZ - Jump on CX/ECX Zero	
Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
JMP - Unconditional Jump (to same segment)	
short	1110 1011 : 8-bit displacement

## INSTRUCTION FORMATS AND ENCODINGS

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
direct	1110 1001 : displacement32
register indirect	0100 W00B <sup>w</sup> : 1111 1111: 11 100 reg
memory indirect	0100 W0XB <sup>w</sup> : 1111 1111 : mod 100 r/m

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Encoding
0100 00XB: 1111 1111: mod 101 r/m
0100 10XB : 1111 1111 : mod 101 r/m
0100 OROB: 0000 1111: 0000 0010: 11 reg1 reg2
0100 WR0B: 0000 1111: 0000 0010: 11 qwordreg1 dwordreg2
0100 ORXB: 0000 1111: 0000 0010: mod reg r/m
0100 WRXB 0000 1111 : 0000 0010 : mod r/m
0100 ORXB : 1000 1101 : mod <sup>A</sup> reg r/m
0100 1RXB : 1000 1101 : mod <sup>A</sup> qwordreg r/m
1100 1001
0100 ORXB: 0000 1111: 1011 0100: mod <sup>A</sup> reg r/m
0100 1RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> qwordreg r/m
0100 10XB: 0000 1111: 0000 0001: mod <sup>A</sup> 010 r/m
0100 ORXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m
0100 1RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> qwordreg r/m
0100 10XB: 0000 1111: 0000 0001: mod <sup>A</sup> 011 r/m
0100 000B: 0000 1111: 0000 0000: 11 010 reg
0100 00XB :0000 1111 : 0000 0000 : mod 010 r/m
0100 000B: 0000 1111: 0000 0001: 11 110 reg
0100 00XB:0000 1111: 0000 0001: mod 110 r/m
1111 0000
1010 110w
0100 1000 1010 1101
1110 0010
0100 1000 1110 0010
1110 0001
0100 1000 1110 0001

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
LOOPNE/LOOPNZ - Loop Count while not Zero/Equal	Encoding
·	1110 0000
·	0100 1000 1110 0000
64-bits	0100 1000 1110 0000
LSL – Load Segment Limit	
from register (	0000 1111 : 0000 0011 : 11 reg1 reg2
from qwordregister (	0100 1R00 0000 1111 : 0000 0011 : 11 qwordreg1 reg2
from memory16	0000 1111 : 0000 0011 : mod reg r/m
from memory64	0100 1RXB 0000 1111 : 0000 0011 : mod qwordreg r/m
LSS - Load Pointer to SS	
SS:r16/r32 with far pointer from memory	0100 0RXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m
SS:r64 with far pointer from memory	0100 1WXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> qwordreg r/m
LTR - Load Task Register	
from register (	0100 0R00 : 0000 1111 : 0000 0000 : 11 011 reg
from memory C	0100 00XB: 0000 1111: 0000 0000: mod 011 r/m
MOV - Move Data	
register1 to register2	0100 0R0B : 1000 100w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 1000 1001 : 11 qwordeg1 qwordreg2
register2 to register1	0100 0R0B : 1000 101w : 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 1000 1011 : 11 qwordreg1 qwordreg2
memory to reg	0100 ORXB : 1000 101w : mod reg r/m
memory64 to qwordregister	0100 1RXB 1000 1011 : mod qwordreg r/m
reg to memory	0100 ORXB : 1000 100w : mod reg r/m
qwordregister to memory64	0100 1RXB 1000 1001 : mod qwordreg r/m
immediate to register	0100 000B : 1100 011w : 11 000 reg : imm
immediate32 to qwordregister (zero extend)	0100 100B 1100 0111 : 11 000 qwordreg : imm32
immediate to register (alternate encoding)	0100 000B : 1011 w reg : imm
immediate64 to qwordregister (alternate encoding)	0100 100B 1011 1000 reg:imm64
immediate to memory	0100 00XB : 1100 011w : mod 000 r/m : imm
immediate32 to memory64 (zero extend)	0100 10XB 1100 0111 : mod 000 r/m : imm32
memory to AL, AX, or EAX	0100 0000 : 1010 000w : displacement
memory64 to RAX	0100 1000 1010 0001 : displacement64
AL, AX, or EAX to memory	0100 0000 : 1010 001w : displacement
RAX to memory64	0100 1000 1010 0011 : displacement64
MOV - Move to/from Control Registers	
CRO-CR4 from register	0100 OROB: 0000 1111: 0010 0010: 11 eee reg (eee = CR#)
	0100 1R0B: 0000 1111: 0010 0010: 11 eee qwordreg (Reee = CR#)
register from CRO-CR4	0100 0R0B: 0000 1111: 0010 0000: 11 eee reg (eee = CR#)

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
qwordregister from CRx	0100 1R0B 0000 1111 : 0010 0000 : 11 eee qwordreg (Reee = CR#)
MOV - Move to/from Debug Registers	
DRO-DR7 from register	0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
DRO-DR7 from quadregister	0100 100B 0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
register from DRO-DR7	0000 1111 : 0010 0001 : 11 eee reg (eee = DR#)
quadregister from DRO-DR7	0100 100B 0000 1111 : 0010 0001 : 11 eee quadreg (eee = DR#)
MOV - Move to/from Segment Registers	
register to segment register	0100 W00B <sup>w</sup> : 1000 1110: 11 sreg reg
register to SS	0100 000B: 1000 1110: 11 sreg reg
memory to segment register	0100 00XB : 1000 1110 : mod sreg r/m
memory64 to segment register (lower 16 bits)	0100 10XB 1000 1110 : mod sreg r/m
memory to SS	0100 00XB : 1000 1110 : mod sreg r/m
segment register to register	0100 000B: 1000 1100: 11 sreg reg
segment register to qwordregister (zero extended)	0100 100B 1000 1100 : 11 sreg qwordreg
segment register to memory	0100 00XB : 1000 1100 : mod sreg r/m
segment register to memory64 (zero extended)	0100 10XB 1000 1100 : mod sreg3 r/m
MOVBE - Move data after swapping bytes	
memory to register	0100 0RXB: 0000 1111: 0011 1000:1111 0000: mod reg r/m
memory64 to qwordregister	0100 1RXB: 0000 1111: 0011 1000:1111 0000: mod reg r/m
register to memory	0100 0RXB :0000 1111 : 0011 1000:1111 0001 : mod reg r/m
qwordregister to memory64	0100 1RXB:0000 1111:0011 1000:1111 0001: mod reg r/m
MOVS/MOVSB/MOVSW/MOVSD/MOVSQ - Move Data from String to String	
Move data from string to string	1010 010w
Move data from string to string (qword)	0100 1000 1010 0101
MOVSX/MOVSXD - Move with Sign-Extend	
register2 to register1	0100 0R0B: 0000 1111: 1011 111w: 11 reg1 reg2
byteregister2 to qwordregister1 (sign-extend)	0100 1R0B 0000 1111 : 1011 1110 : 11 quadreg1 bytereg2
wordregister2 to qwordregister1	0100 1R0B 0000 1111 :1011 1111 :11 quadreg1 wordreg2
dwordregister2 to qwordregister1	0100 1R0B 0110 0011 : 11 quadreg1 dwordreg2
memory to register	0100 0RXB: 0000 1111: 1011 111w: mod reg r/m
memory8 to qwordregister (sign-extend)	0100 1RXB 0000 1111 : 1011 1110 : mod qwordreg r/m
memory16 to qwordregister	0100 1RXB 0000 1111 : 1011 1111 : mod qwordreg r/m
memory32 to qwordregister	0100 1RXB 0110 0011 : mod qwordreg r/m
MOVZX - Move with Zero-Extend	
register2 to register1	0100 0R0B: 0000 1111: 1011 011w: 11 reg1 reg2
dwordregister2 to qwordregister1	0100 1R0B 0000 1111 : 1011 0111 : 11 qwordreg1 dwordreg2

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
memory to register	0100 0RXB : 0000 1111 : 1011 011w : mod reg r/m
memory32 to qwordregister	0100 1RXB 0000 1111 : 1011 0111 : mod qwordreg r/m
MUL – Unsigned Multiply	
AL, AX, or EAX with register	0100 000B: 1111 011w: 11 100 reg
RAX with qwordregister (to RDX:RAX)	0100 100B 1111 0111 : 11 100 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 100 r/m
RAX with memory64 (to RDX:RAX)	0100 10XB 1111 0111 : mod 100 r/m
NEG - Two's Complement Negation	
register	0100 000B:1111 011w:11 011 reg
qwordregister	0100 100B 1111 0111 : 11 011 qwordreg
memory	0100 00XB : 1111 011w : mod 011 r/m
memory64	0100 10XB 1111 0111 : mod 011 r/m
NOP - No Operation	1001 0000
NOT - One's Complement Negation	
register	0100 000B: 1111 011w: 11 010 reg
qwordregister	0100 000B 1111 0111 : 11 010 qwordreg
memory	0100 00XB : 1111 011w : mod 010 r/m
memory64	0100 1RXB 1111 0111 : mod 010 r/m
OR - Logical Inclusive OR	
register1 to register2	0000 100w : 11 reg1 reg2
byteregister1 to byteregister2	0100 OROB 0000 1000 : 11 bytereg1 bytereg2
qwordregister1 to qwordregister2	0100 1R0B 0000 1001 : 11 qwordreg1 qwordreg2
register2 to register1	0000 101w: 11 reg1 reg2
byteregister2 to byteregister1	0100 0R0B 0000 1010 : 11 bytereg1 bytereg2
qwordregister2 to qwordregister1	0100 OROB 0000 1011 : 11 qwordreg1 qwordreg2
memory to register	0000 101w : mod reg r/m
memory8 to byteregister	0100 ORXB 0000 1010 : mod bytereg r/m
memory8 to qwordregister	0100 ORXB 0000 1011 : mod qwordreg r/m
register to memory	0000 100w : mod reg r/m
byteregister to memory8	0100 ORXB 0000 1000 : mod bytereg r/m
qwordregister to memory64	0100 1RXB 0000 1001 : mod qwordreg r/m
immediate to register	1000 00sw:11 001 reg:imm
immediate8 to byteregister	0100 000B 1000 0000 : 11 001 bytereg : imm8
immediate32 to qwordregister	0100 000B 1000 0001 : 11 001 qwordreg : imm32
immediate8 to qwordregister	0100 000B 1000 0011 : 11 001 qwordreg : imm8
immediate to AL, AX, or EAX	0000 110w : imm
immediate64 to RAX	0100 1000 0000 1101 : imm64
immediate to memory	1000 00sw: mod 001 r/m: imm

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate8 to memory8	0100 00XB 1000 0000 : mod 001 r/m : imm8
immediate32 to memory64	0100 00XB 1000 0001 : mod 001 r/m : imm32
immediate8 to memory64	0100 00XB 1000 0011 : mod 001 r/m : imm8
OUT - Output to Port	
fixed port	1110 011w: port number
variable port	1110 111w
OUTS - Output to DX Port	
output to DX Port	0110 111w
POP - Pop a Value from the Stack	
wordregister	0101 0101 : 0100 000B : 1000 1111 : 11 000 reg16
qwordregister	0100 W00B <sup>S</sup> : 1000 1111 : 11 000 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 1 reg16
qwordregister (alternate encoding)	0100 W00B: 0101 1 reg64
memory64	0100 W0XB <sup>S</sup> : 1000 1111 : mod 000 r/m
memory16	0101 0101 : 0100 00XB 1000 1111 : mod 000 r/m
POP - Pop a Segment Register from the Stack (Note: CS cannot be sreg2 in this usage.)	
segment register FS, GS	0000 1111: 10 sreg3 001
POPF/POPFQ - Pop Stack into FLAGS/RFLAGS Register	
pop stack to FLAGS register	0101 0101 : 1001 1101
pop Stack to RFLAGS register	0100 1000 1001 1101
PUSH - Push Operand onto the Stack	
wordregister	0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16
qwordregister	0100 W00B <sup>S</sup> : 1111 1111 : 11 110 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 0 reg16
qwordregister (alternate encoding)	0100 W00B <sup>S</sup> : 0101 0 reg64
memory16	0101 0101 : 0100 000B : 1111 1111 : mod 110 r/m
memory64	0100 W00B <sup>S</sup> : 1111 1111 : mod 110 r/m
immediate8	0110 1010 : imm8
immediate16	0101 0101 : 0110 1000 : imm16
immediate64	0110 1000 : imm64
PUSH - Push Segment Register onto the Stack	
segment register FS,GS	0000 1111: 10 sreg3 000
PUSHF/PUSHFD - Push Flags Register onto the Stack	1001 1100
RCL - Rotate thru Carry Left	
register by 1	0100 000B: 1101 000w: 11 010 reg
qwordregister by 1	0100 100B 1101 0001 : 11 010 qwordreg
memory by 1	0100 00XB : 1101 000w : mod 010 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 010 r/m

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
register by CL	0100 000B : 1101 001w : 11 010 reg
qwordregister by CL	0100 100B 1101 0011 : 11 010 qwordreg
memory by CL	0100 00XB : 1101 001w : mod 010 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 010 r/m
register by immediate count	0100 000B : 1100 000w : 11 010 reg : imm
qwordregister by immediate count	0100 100B 1100 0001 : 11 010 qwordreg : imm8
memory by immediate count	0100 00XB : 1100 000w : mod 010 r/m : imm
memory64 by immediate count	0100 10XB 1100 0001 : mod 010 r/m : imm8
RCR - Rotate thru Carry Right	
register by 1	0100 000B : 1101 000w : 11 011 reg
qwordregister by 1	0100 100B 1101 0001 : 11 011 qwordreg
memory by 1	0100 00XB: 1101 000w: mod 011 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 011 r/m
register by CL	0100 000B: 1101 001w: 11 011 reg
qwordregister by CL	0100 000B 1101 0010:11 011 qwordreg
memory by CL	0100 00XB: 1101 001w: mod 011 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 011 r/m
register by immediate count	0100 000B : 1100 000w : 11 011 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 011 qwordreg : imm8
memory by immediate count	0100 00XB : 1100 000w : mod 011 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 011 r/m : imm8
RDMSR - Read from Model-Specific Register	
load ECX-specified register into EDX:EAX	0000 1111 : 0011 0010
RDPMC - Read Performance Monitoring Counters	
load ECX-specified performance counter into EDX:EAX	0000 1111 : 0011 0011
RDTSC - Read Time-Stamp Counter	
read time-stamp counter into EDX:EAX	0000 1111 : 0011 0001
RDTSCP - Read Time-Stamp Counter and Processor ID	0000 1111 : 0000 0001: 1111 1001
REP INS – Input String	
REP LODS - Load String	
REP MOVS - Move String	
REP OUTS - Output String	
REP STOS - Store String	
REPE CMPS – Compare String	
REPE SCAS - Scan String	
REPNE CMPS – Compare String	
REPNE SCAS – Scan String	
RET - Return from Procedure (to same segment)	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET - Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement
ROL - Rotate Left	
register by 1	0100 000B 1101 000w: 11 000 reg
byteregister by 1	0100 000B 1101 0000 : 11 000 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 000 qwordreg
memory by 1	0100 00XB 1101 000w: mod 000 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 000 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 000 r/m
register by CL	0100 000B 1101 001w:11 000 reg
byteregister by CL	0100 000B 1101 0010:11 000 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 000 qwordreg
memory by CL	0100 00XB 1101 001w: mod 000 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 000 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 000 r/m
register by immediate count	1100 000w:11 000 reg:imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 000 bytereg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 000 bytereg : imm8
memory by immediate count	1100 000w: mod 000 r/m: imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 000 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 000 r/m : imm8
ROR - Rotate Right	
register by 1	0100 000B 1101 000w: 11 001 reg
byteregister by 1	0100 000B 1101 0000 : 11 001 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 001 qwordreg
memory by 1	0100 00XB 1101 000w: mod 001 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 001 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 001 r/m
register by CL	0100 000B 1101 001w: 11 001 reg
byteregister by CL	0100 000B 1101 0010 : 11 001 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 001 qwordreg
memory by CL	0100 00XB 1101 001w: mod 001 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 001 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 001 r/m
register by immediate count	0100 000B 1100 000w: 11 001 reg: imm8

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
byteregister by immediate count	0100 000B 1100 0000 : 11 001 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 001 qwordreg : imm8
memory by immediate count	0100 00XB 1100 000w: mod 001 r/m: imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 001 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 001 r/m : imm8
RSM – Resume from System Management Mode	0000 1111 : 1010 1010
SAL - Shift Arithmetic Left	same instruction as SHL
SAR - Shift Arithmetic Right	
register by 1	0100 000B 1101 000w: 11 111 reg
byteregister by 1	0100 000B 1101 0000 : 11 111 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 111 qwordreg
memory by 1	0100 00XB 1101 000w: mod 111 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 111 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 111 r/m
register by CL	0100 000B 1101 001w:11 111 reg
byteregister by CL	0100 000B 1101 0010:11 111 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 111 qwordreg
memory by CL	0100 00XB 1101 001w: mod 111 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 111 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 111 r/m
register by immediate count	0100 000B 1100 000w: 11 111 reg: imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 111 bytereg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 111 qwordreg : imm8
memory by immediate count	0100 00XB 1100 000w: mod 111 r/m: imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 111 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 111 r/m : imm8
SBB - Integer Subtraction with Borrow	
register1 to register2	0100 0R0B 0001 100w:11 reg1 reg2
byteregister1 to byteregister2	0100 OROB 0001 1000 : 11 bytereg1 bytereg2
quadregister1 to quadregister2	0100 1R0B 0001 1001 : 11 quadreg1 quadreg2
register2 to register1	0100 OROB 0001 101w:11 reg1 reg2
byteregister2 to byteregister1	0100 OROB 0001 1010 : 11 reg1 bytereg2
byteregister2 to byteregister1	0100 1R0B 0001 1011 : 11 reg1 bytereg2
memory to register	0100 ORXB 0001 101w: mod reg r/m
memory8 to byteregister	0100 ORXB 0001 1010 : mod bytereg r/m
memory64 to byteregister	0100 1RXB 0001 1011 : mod quadreg r/m
register to memory	0100 ORXB 0001 100w : mod reg r/m
byteregister to memory8	0100 0RXB 0001 1000 : mod reg r/m

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

quadregister to memory64	Instruction and Format	Encoding
immediate8 to byteregister         0100 000B 1000 0000: 11 011 bytereg ; imm8           immediate32 to qwordregister         0100 100B 1000 0001: 11 011 qwordreg ; imm32           immediate8 to qwordregister         0100 100B 1000 0011: 1011 qwordreg ; imm8           immediate to AL, AX, or EAX         0100 000B 0000 1110 v; imm3           immediate to memory         0100 000B 1000 000x imm0 011 r/m ; imm8           immediate8 to memory         0100 000B 1000 0000; mod 011 r/m ; imm8           immediate8 to memory64         0100 10XB 1000 0001; mod 011 r/m ; imm8           immediate8 to memory64         0100 10XB 1000 0001; mod 011 r/m ; imm8           scan string         0100 10XB 1000 0011; mod 011 r/m ; imm8           scan string (compare AL with byte at RDI)         0100 10XB 1000 0011; mod 011 r/m ; imm8           scan string (compare RAX with qword at RDI)         0100 1000 1010 1111           scan string (compare RAX with qword at RDI)         0100 1000 0000 0001 111; 1001 tttn: 11 000 reg           register         0100 0008 0000 1111; 1001 tttn: mod 000 r/m           memory         0100 0008 0000 1111; 1001 tttn: mod 000 r/m           memory         0100 0008 0000 1111; 1001 tttn: mod 000 r/m           sCGT - Store Global Descriptor Table Register         0000 1111; 1001 tttn: mod 000 r/m           SHL - Shift Left         0000 1111; 1000 0000 1110 0000; 11 100 qwordreg           register by 1 <td>quadregister to memory64</td> <td>0100 1RXB 0001 1001 : mod reg r/m</td>	quadregister to memory64	0100 1RXB 0001 1001 : mod reg r/m
immediate32 to qwordregister         0100 100B 1000 0001 : 11 011 qwordreg : imm32           immediate8 to qwordregister         0100 100B 1000 0011 : 11 011 qwordreg : imm8           immediate to AL, AX, or EAX         0100 000B 0000 111 tow : imm           immediate32 to RAL         0100 1000 000B 1000 000s : mod 011 r/m : imm8           immediate8 to memory         0100 00XB 1000 000s : mod 011 r/m : imm8           immediate8 to memory64         0100 10XB 1000 0001 : mod 011 r/m : imm8           immediate8 to memory64 promoty64         0100 10XB 1000 0001 : mod 011 r/m : imm8           SCAS/SCASB/SCASW/SCASD - Scan String         0100 10XB 1000 0001 : mod 011 r/m : imm8           Scan string (compare AL with byte at RDI)         0100 1000 1000 1010 1110           scan string (compare RAX with qword at RDI)         0100 1000 1000 1010 1111           SETCc - Byte Set on Condition         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 0000 0000 0000 1111 : 1001 tttn : mod 000 r/m           memory         0100 0000 0000 0001 : mod 000 r/m           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           stDt - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod 000 r/m           SHL - Shift Left         1000 0000 1100 0000 : mod 1000 r/m           register by 1	immediate to register	0100 000B 1000 00sw : 11 011 reg : imm
immediate8 to qwordregister	immediate8 to byteregister	0100 000B 1000 0000 : 11 011 bytereg : imm8
immediate to AL, AX, or EAX	immediate32 to qwordregister	0100 100B 1000 0001 : 11 011 qwordreg : imm32
immediate 32 to RAL         0100 1000 0001 1101 : imm32           immediate to memory         0100 00XB 1000 000sw : mod 011 r/m : imm           immediate8 to memory64         0100 10XB 1000 0001 : mod 011 r/m : imm8           immediate8 to memory64         0100 10XB 1000 0001 : mod 011 r/m : imm32           immediate8 to memory64         0100 10XB 1000 0011 : mod 011 r/m : imm8           SCAS/SCASB/SCASW/SCASD - Scan String         0100 10XB 1000 0011 : mod 011 r/m : imm8           scan string (compare AL with byte at RDI)         0100 1000 1000 1101 1110           scan string (compare RAX with qword at RDI)         0100 1000 1000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod A 000 r/m           SHL - Shift Left         0000 1111 : 0000 0001 : mod A 000 r/m           Tegister by 1         0100 0008 1101 000w : 11 100 reg           byteregister by 1         0100 0008 1101 000w : 11 100 qwordreg           memory by 1         0100 0008 1101 0000 : mod 100 r/m           memory 6by 1         0100 0008 1101 0000 : mod 100 r/m           memory 6by 1         0100 0008 1101 0000 : mod 100 r/m           memory6by 1         0100 0008 1101 0000 : mod 100 r/m <t< td=""><td>immediate8 to qwordregister</td><td>0100 100B 1000 0011 : 11 011 qwordreg : imm8</td></t<>	immediate8 to qwordregister	0100 100B 1000 0011 : 11 011 qwordreg : imm8
immediate to memory         0100 00XB 1000 00Sw :mod 011 r/m : imm           immediate8 to memory8         0100 00XB 1000 0000 :mod 011 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 :mod 011 r/m : imm8           SCAS/SCASB/SCASW/SCASD - Scan String         0100 10XB 1000 0011 :mod 011 r/m : imm8           scan string (compare AL with byte at RDI)         0100 1000 1010 1110           scan string (compare RAX with qword at RDI)         0100 1000 1000 1010 1111           SETCc - Byte Set on Condition         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 :mod A 000 r/m           SHL - Shift Left         0000 1111 : 0000 0001 :mod A 000 r/m           register by 1         0100 0000 B 1101 0000 : 11 100 bytereg           byteregister by 1         0100 000B 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 000B 1101 0000 : 11 100 bytereg           memory By 1         0100 000B 1101 0000 : mod 100 r/m           memory6 by 1         0100 000B 1101 0000 : mod 100 r/m           memory6 by 1         0100 000B 1101 0001 : mod 100 r/m           register by CL         0100 000B 1101 0001 : mod 1000 r/m           toy	immediate to AL, AX, or EAX	0100 000B 0001 110w:imm
immediate8 to memory8         0100 00XB 1000 0000 : mod 011 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 : mod 011 r/m : imm32           immediate8 to memory64         0100 10XB 1000 0011 : mod 011 r/m : imm8           SCAS/SCASW/SCASD - Scan String         1010 111w           scan string (compare AL with byte at RDI)         0100 1000 1010 1110           scan string (compare RAX with qword at RDI)         0100 1000 1000 1010 1111           SETCc - Byte Set on Condition         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           sGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod A 000 r/m           SHL - Shift Left         0000 1111 : 0000 0008 1101 0000 : 11 100 reg           register by 1         0100 0008 1101 0000 : 11 100 bytereg           dyordregister by 1         0100 0008 1101 0000 : 11 100 dytereg           qwordregister by 1         0100 0008 1101 0000 : mod 100 r/m           memory By 1         0100 0008 1101 0000 : mod 100 r/m           memory8 by 1         0100 0008 1101 0000 : mod 100 r/m           register by CL         0100 0008 1101 0001 : 11 100 dytereg           byteregister by CL         0100 0008 1101 0001 : 11 100 dytereg           qwordregister b	immediate32 to RAL	0100 1000 0001 1101 : imm32
immediate32 to memory64	immediate to memory	0100 00XB 1000 00sw: mod 011 r/m: imm
Immediate8 to memory64	immediate8 to memory8	0100 00XB 1000 0000 : mod 011 r/m : imm8
SCAS/SCASB/SCASW/SCASD - Scan String         1010 111w           scan string (compare AL with byte at RDI)         0100 1000 1010 1110           scan string (compare RAX with qword at RDI)         0100 1000 1000 1010 1111           SETCC - Byte Set on Condition         0100 0000 0000 1111: 1001 tttn: 11 000 reg           register         0100 0000 0000 1111: 1001 tttn: 11 000 reg           memory         0100 0000 0000 1111: 1001 tttn: mod 000 r/m           memory         0100 0000 0000 1111: 1001 tttn: mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111: 0000 0001: mod <sup>A</sup> 000 r/m           SHL - Shift Left         0000 0000 1111: 0000 0001: mod <sup>A</sup> 000 r/m           register by 1         0100 0000 1101 0000: 111 100 bytereg           dyvardregister by 1         0100 0000 1101 0000: 111 100 pwordreg           memory by 1         0100 1000 1101 0000: 111 100 pwordreg           memory by 1         0100 000XB 1101 0000: mod 100 r/m           memory by 1         0100 00XB 1101 0000: mod 100 r/m           memory by 1         0100 00XB 1101 0001: mod 100 r/m           pyteregister by CL         0100 000XB 1101 0001: mod 100 r/m           pyteregister by CL         0100 000B 1101 0011: 11 100 pwordreg           byteregister by CL         0100 000XB 1101 0010: mod 100 r/m           memory by CL         0100 000XB 1101 0010: mod 100 r/m </td <td>immediate32 to memory64</td> <td>0100 10XB 1000 0001 : mod 011 r/m : imm32</td>	immediate32 to memory64	0100 10XB 1000 0001 : mod 011 r/m : imm32
Scan string   1010 111 w   1010 1000 1010 1110   1110   1110   1110   1110   1110   1110   1110   1110   1110   1110   1111   11100   11110	immediate8 to memory64	0100 10XB 1000 0011 : mod 011 r/m : imm8
Scan string (compare AL with byte at RDI)	SCAS/SCASB/SCASW/SCASD - Scan String	
scan string (compare RAX with qword at RDI)         0100 1000 1010 1111           SETcc - Byte Set on Condition         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 000XB 0000 1111 : 1001 tttn : mod 000 r/m           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m           SHL - Shift Left         0100 0008 1101 0000 : 11 100 reg           byteregister by 1         0100 0008 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 0008 1101 0000 : 11 100 wordreg           memory by 1         0100 000XB 1101 0000 : mod 100 r/m           memory8 by 1         0100 000XB 1101 0000 : mod 100 r/m           memory64 by 1         0100 000XB 1101 0001 : mod 100 r/m           register by CL         0100 0008 1101 0010 : 11 100 bytereg           byteregister by CL         0100 0008 1101 0010 : 11 100 pytereg           qwordregister by CL         0100 000XB 1101 0010 : 11 100 pytereg           memory by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1100 0000 : 11 100 pyt	scan string	1010 111w
SETcc - Byte Set on Condition         register         0100 0008 0000 1111 : 1001 tttn : 11 000 reg           register         0100 0000 0000 1111 : 1001 tttn : 11 000 reg           memory         0100 000XB 0000 1111 : 1001 tttn : mod 000 r/m           memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m           SHL - Shift Left         0100 0008 1101 0000 : 11 100 reg           byteregister by 1         0100 0008 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 1008 1101 0001 : 11 100 qwordreg           memory by 1         0100 000XB 1101 0000 : mod 100 r/m           memory8 by 1         0100 000XB 1101 0000 : mod 100 r/m           memory64 by 1         0100 10XB 1101 0001 : mod 100 r/m           register by CL         0100 0008 1101 0010 : 11 100 bytereg           byteregister by CL         0100 0008 1101 0010 : 11 100 qwordreg           memory by CL         0100 000XB 1101 0010 : 11 100 qwordreg           memory By CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 000XB 1101 0010 : mod 100 r/m           memory64 by immediate count         0100 000XB 11	scan string (compare AL with byte at RDI)	0100 1000 1010 1110
register	scan string (compare RAX with qword at RDI)	0100 1000 1010 1111
register 0100 0000 0000 1111: 1001 tttn: 11 000 reg memory 0100 000XB 0000 1111: 1001 tttn: mod 000 r/m 0100 000XB 0000 1111: 1001 tttn: mod 000 r/m 0100 0000 0000 1111: 1001 tttn: mod 000 r/m 0100 0000 0000 1111: 10001 tttn: mod 000 r/m 0100 0000 0001 tmod 000 r/m 0111: 0000 0001 tmod 000 r/m 0100 0008 1101 0000: 11 100 bytereg 0100 0008 1101 0000: 11 100 bytereg 0100 0008 1101 0001: 11 100 qwordreg 0100 0008 1101 0000: 11 100 qwordreg 0100 0008 1101 0000: mod 100 r/m 0100 0008 1101 0000: mod 100 r/m 0100 0008 1101 0000: mod 100 r/m 0100 0008 1101 0001: 11 100 bytereg 0100 0008 1101 0010: mod 100 r/m 0100 0008 1100 0000: 11 100 bytereg: imm8 0100 0008 1100 0000: 11 100 bytereg: imm8 0100 0008 1100 0000: 11 100 0000 11 11 100 0000 11 11 100 0000 11 11	SETcc - Byte Set on Condition	
memory         0100 00XB 0000 1111 : 1001 tttn : mod 000 r/m           memory         0100 0000 0000 0001 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod^A 000 r/m           SHL - Shift Left         0100 000B 1101 0000 : 11 100 reg           byteregister by 1         0100 000B 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 100B 1101 0001 : 11 100 qwordreg           memory by 1         0100 00XB 1101 0000 : mod 100 r/m           memory8 by 1         0100 00XB 1101 0000 : mod 100 r/m           memory64 by 1         0100 10XB 1101 0001 : mod 100 r/m           register by CL         0100 000B 1101 0010 : 11 100 bytereg           byteregister by CL         0100 000B 1101 0010 : 11 100 bytereg           qwordregister by CL         0100 100B 1101 0011 : 11 100 qwordreg           memory by CL         0100 00XB 1101 0010 : mod 100 r/m           memory8 by CL         0100 00XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 00XB 1101 0011 : mod 100 r/m           memory64 by CL         0100 00XB 1101 0010 : mod 100 r/m           register by immediate count         0100 00XB 1100 0000 : 11 100 bytereg : imm8           byteregister by immediate count         0100 100B 1100 0000 : 11 100 pytereg : imm8	register	0100 000B 0000 1111 : 1001 tttn : 11 000 reg
memory         0100 0000 0000 1111 : 1001 tttn : mod 000 r/m           SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod^A 000 r/m           SHL - Shift Left         0100 000B 1101 000w : 11 100 reg           register by 1         0100 000B 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 100B 1101 0001 : 11 100 qwordreg           memory by 1         0100 00XB 1101 000w : mod 100 r/m           memory8 by 1         0100 00XB 1101 0000 : mod 100 r/m           memory64 by 1         0100 10XB 1101 0001 : mod 100 r/m           register by CL         0100 000B 1101 001w : 11 100 reg           byteregister by CL         0100 000B 1101 0010 : 11 100 bytereg           qwordregister by CL         0100 100B 1101 001w : mod 100 r/m           memory8 by CL         0100 00XB 1101 001w : mod 100 r/m           memory8 by CL         0100 00XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 10XB 1101 0011 : mod 100 r/m           memory64 by CL         0100 10XB 1101 0011 : mod 100 r/m           register by immediate count         0100 000B 1100 000w : 11 100 bytereg : imm8           byteregister by immediate count         0100 000B 1100 0000 : 11 100 qwadreg : imm8           quadregister by immediate count         0100 100B 1100 0001 : 11 100 qwadreg : imm8	register	0100 0000 0000 1111 : 1001 tttn : 11 000 reg
SGDT - Store Global Descriptor Table Register         0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m           SHL - Shift Left         0100 0008 1101 000w : 11 100 reg           byteregister by 1         0100 0008 1101 0000 : 11 100 bytereg           qwordregister by 1         0100 1008 1101 0001 : 11 100 qwordreg           memory by 1         0100 00XB 1101 0000 : mod 100 r/m           memory8 by 1         0100 00XB 1101 0000 : mod 100 r/m           memory64 by 1         0100 10XB 1101 0001 : mod 100 r/m           register by CL         0100 000B 1101 0010 : 11 100 reg           byteregister by CL         0100 000B 1101 0010 : 11 100 bytereg           qwordregister by CL         0100 100B 1101 0011 : 11 100 qwordreg           memory by CL         0100 00XB 1101 0010 : mod 100 r/m           memory8 by CL         0100 00XB 1101 0010 : mod 100 r/m           memory64 by CL         0100 10XB 1101 0011 : mod 100 r/m           memory64 by CL         0100 10XB 1101 0010 : mod 100 r/m           register by immediate count         0100 000B 1100 0000 : 11 100 bytereg : imm8           byteregister by immediate count         0100 000B 1100 0000 : 11 100 quadreg : imm8           quadregister by immediate count         0100 100B 1100 0001 : 11 100 quadreg : imm8	memory	0100 00XB 0000 1111 : 1001 tttn : mod 000 r/m
SHL - Shift Left           register by 1         0100 000B 1101 000w: 11 100 reg           byteregister by 1         0100 000B 1101 0001: 11 100 bytereg           qwordregister by 1         0100 100B 1101 0001: 11 100 qwordreg           memory by 1         0100 00XB 1101 0000: mod 100 r/m           memory64 by 1         0100 10XB 1101 0001: mod 100 r/m           register by CL         0100 000B 1101 001w: 11 100 reg           byteregister by CL         0100 000B 1101 0010: 11 100 bytereg           qwordregister by CL         0100 100B 1101 0011: 11 100 qwordreg           memory by CL         0100 00XB 1101 0010: mod 100 r/m           memory8 by CL         0100 00XB 1101 0010: mod 100 r/m           memory64 by CL         0100 10XB 1101 0011: mod 100 r/m           register by immediate count         0100 000B 1100 0000: 11 100 bytereg: imm8           byteregister by immediate count         0100 000B 1100 0000: 11 100 quadreg: imm8           quadregister by immediate count         0100 100B 1100 0001: 11 100 quadreg: imm8	memory	0100 0000 0000 1111 : 1001 tttn : mod 000 r/m
register by 1  0100 000B 1101 000w: 11 100 reg  byteregister by 1  0100 000B 1101 0000: 11 100 bytereg  qwordregister by 1  0100 100B 1101 0001: 11 100 qwordreg  memory by 1  0100 00XB 1101 000w: mod 100 r/m  memory8 by 1  0100 00XB 1101 0000: mod 100 r/m  memory64 by 1  0100 10XB 1101 0001: mod 100 r/m  register by CL  0100 000B 1101 0010: 11 100 bytereg  byteregister by CL  0100 000B 1101 0010: 11 100 bytereg  qwordregister by CL  0100 100B 1101 0011: 11 100 qwordreg  memory by CL  0100 00XB 1101 0010: mod 100 r/m  memory8 by CL  0100 00XB 1101 0010: mod 100 r/m  memory64 by CL  0100 00XB 1101 0010: mod 100 r/m  register by immediate count  0100 00XB 1100 0000: 11 100 reg: imm8  byteregister by immediate count  0100 00XB 1100 0000: 11 100 pytereg: imm8  quadregister by immediate count  0100 10XB 1100 0001: 11 100 quadreg: imm8	SGDT - Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m
byteregister by 1	SHL - Shift Left	
qwordregister by 1       0100 100B 1101 0001 : 11 100 qwordreg         memory by 1       0100 00XB 1101 0000 : mod 100 r/m         memory8 by 1       0100 00XB 1101 0000 : mod 100 r/m         memory64 by 1       0100 10XB 1101 0001 : mod 100 r/m         register by CL       0100 000B 1101 0010 : 11 100 reg         byteregister by CL       0100 000B 1101 0010 : 11 100 bytereg         qwordregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         memory by CL       0100 00XB 1101 0010 : mod 100 r/m         memory8 by CL       0100 00XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 0000 : 11 100 reg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 quadreg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	register by 1	0100 000B 1101 000w:11 100 reg
memory by 1       0100 00XB 1101 000w : mod 100 r/m         memory8 by 1       0100 00XB 1101 0000 : mod 100 r/m         memory64 by 1       0100 10XB 1101 0001 : mod 100 r/m         register by CL       0100 000B 1101 001w : 11 100 reg         byteregister by CL       0100 000B 1101 0010 : 11 100 bytereg         qwordregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         memory by CL       0100 00XB 1101 001w : mod 100 r/m         memory64 by CL       0100 00XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 000w : 11 100 bytereg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	byteregister by 1	0100 000B 1101 0000:11 100 bytereg
memory8 by 1       0100 00XB 1101 0000 : mod 100 r/m         memory64 by 1       0100 10XB 1101 0001 : mod 100 r/m         register by CL       0100 000B 1101 0010 : 11 100 bytereg         byteregister by CL       0100 100B 1101 0011 : 11 100 dwordreg         qwordregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         memory by CL       0100 00XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         byteregister by immediate count       0100 100B 1100 0000 : 11 100 dytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 qwadreg : imm8	qwordregister by 1	0100 100B 1101 0001 : 11 100 qwordreg
memory64 by 1       0100 10XB 1101 0001 : mod 100 r/m         register by CL       0100 000B 1101 0010 : 11 100 bytereg         byteregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         qwordregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         memory by CL       0100 00XB 1101 001w : mod 100 r/m         memory64 by CL       0100 10XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 000w : 11 100 reg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	memory by 1	0100 00XB 1101 000w: mod 100 r/m
register by CL 0100 000B 1101 001w : 11 100 reg  byteregister by CL 0100 000B 1101 0010 : 11 100 bytereg  qwordregister by CL 0100 100B 1101 0011 : 11 100 qwordreg  memory by CL 0100 00XB 1101 001w : mod 100 r/m  memory8 by CL 0100 10XB 1101 0011 : mod 100 r/m  memory64 by CL 0100 10XB 1101 0011 : mod 100 r/m  register by immediate count 0100 000B 1100 000w : 11 100 reg : imm8  byteregister by immediate count 0100 100B 1100 0000 : 11 100 bytereg : imm8  quadregister by immediate count 0100 100B 1100 0001 : 11 100 quadreg : imm8	memory8 by 1	0100 00XB 1101 0000 : mod 100 r/m
byteregister by CL 0100 000B 1101 0010 : 11 100 bytereg qwordregister by CL 0100 100B 1101 0011 : 11 100 qwordreg memory by CL 0100 00XB 1101 001w : mod 100 r/m memory8 by CL 0100 00XB 1101 0010 : mod 100 r/m memory64 by CL 0100 10XB 1101 0011 : mod 100 r/m register by immediate count 0100 000B 1100 000w : 11 100 reg : imm8 byteregister by immediate count 0100 000B 1100 0000 : 11 100 bytereg : imm8 quadregister by immediate count 0100 100B 1100 0001 : 11 100 quadreg : imm8	memory64 by 1	0100 10XB 1101 0001 : mod 100 r/m
qwordregister by CL       0100 100B 1101 0011 : 11 100 qwordreg         memory by CL       0100 00XB 1101 001w : mod 100 r/m         memory8 by CL       0100 00XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 000w : 11 100 reg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	register by CL	0100 000B 1101 001w:11 100 reg
memory by CL       0100 00XB 1101 001w: mod 100 r/m         memory8 by CL       0100 00XB 1101 0010: mod 100 r/m         memory64 by CL       0100 10XB 1101 0011: mod 100 r/m         register by immediate count       0100 000B 1100 000w: 11 100 reg: imm8         byteregister by immediate count       0100 000B 1100 0000: 11 100 bytereg: imm8         quadregister by immediate count       0100 100B 1100 0001: 11 100 quadreg: imm8	byteregister by CL	0100 000B 1101 0010 : 11 100 bytereg
memory8 by CL       0100 00XB 1101 0010 : mod 100 r/m         memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 000w : 11 100 reg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	qwordregister by CL	0100 100B 1101 0011 : 11 100 qwordreg
memory64 by CL       0100 10XB 1101 0011 : mod 100 r/m         register by immediate count       0100 000B 1100 000w : 11 100 reg : imm8         byteregister by immediate count       0100 000B 1100 0000 : 11 100 bytereg : imm8         quadregister by immediate count       0100 100B 1100 0001 : 11 100 quadreg : imm8	memory by CL	0100 00XB 1101 001w: mod 100 r/m
register by immediate count  0100 000B 1100 000w : 11 100 reg : imm8  byteregister by immediate count  0100 000B 1100 0000 : 11 100 bytereg : imm8  quadregister by immediate count  0100 100B 1100 0001 : 11 100 quadreg : imm8	memory8 by CL	0100 00XB 1101 0010 : mod 100 r/m
byteregister by immediate count  0100 000B 1100 0000 : 11 100 bytereg : imm8  quadregister by immediate count  0100 100B 1100 0001 : 11 100 quadreg : imm8	memory64 by CL	0100 10XB 1101 0011 : mod 100 r/m
quadregister by immediate count 0100 100B 1100 0001 : 11 100 quadreg : imm8	register by immediate count	0100 000B 1100 000w : 11 100 reg : imm8
	byteregister by immediate count	0100 000B 1100 0000 : 11 100 bytereg : imm8
memory by immediate count 0100 00XB 1100 000w: mod 100 r/m: imm8	quadregister by immediate count	0100 100B 1100 0001 : 11 100 quadreg : imm8
	memory by immediate count	0100 00XB 1100 000w : mod 100 r/m : imm8

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
memory8 by immediate count	0100 00XB 1100 0000 : mod 100 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0000 : mod 100 r/m : imm8
SHLD - Double Precision Shift Left	0100 1000 1100 0001 . 11100 100 17111 . 111111110
register by immediate count	0100 0R0B 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 0100 : 11 qworddreg2
qwordregister by illimediateo	qwordreg1:imm8
memory by immediate count	0100 0RXB 0000 1111 : 1010 0100 : mod reg r/m : imm8
memory64 by immediate8	0100 1RXB 0000 1111 : 1010 0100 : mod qwordreg r/m : imm8
register by CL	0100 0R0B 0000 1111 : 1010 0101 : 11 reg2 reg1
quadregister by CL	0100 1R0B 0000 1111 : 1010 0101 : 11 quadreg2 quadreg1
memory by CL	0100 00XB 0000 1111 : 1010 0101 : mod reg r/m
memory64 by CL	0100 1RXB 0000 1111 : 1010 0101 : mod quadreg r/m
SHR - Shift Right	
register by 1	0100 000B 1101 000w: 11 101 reg
byteregister by 1	0100 000B 1101 0000 : 11 101 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 101 qwordreg
memory by 1	0100 00XB 1101 000w: mod 101 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 101 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 101 r/m
register by CL	0100 000B 1101 001w: 11 101 reg
byteregister by CL	0100 000B 1101 0010:11 101 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 101 qwordreg
memory by CL	0100 00XB 1101 001w: mod 101 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 101 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 101 r/m
register by immediate count	0100 000B 1100 000w: 11 101 reg: imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 101 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 101 reg : imm8
memory by immediate count	0100 00XB 1100 000w: mod 101 r/m: imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 101 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 101 r/m : imm8
SHRD - Double Precision Shift Right	
register by immediate count	0100 0R0B 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 1100 : 11 qwordreg2 qwordreg1 : imm8
memory by immediate count	0100 00XB 0000 1111 : 1010 1100 : mod reg r/m : imm8
memory64 by immediate8	0100 1RXB 0000 1111 : 1010 1100 : mod qwordreg r/m : imm8
register by CL	0100 000B 0000 1111 : 1010 1101 : 11 reg2 reg1

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
qwordregister by CL	0100 1R0B 0000 1111 : 1010 1101 : 11 qwordreg2 qwordreg1
memory by CL	0000 1111 : 1010 1101 : mod reg r/m
memory64 by CL	0100 1RXB 0000 1111 : 1010 1101 : mod qwordreg r/m
SIDT - Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
SLDT - Store Local Descriptor Table Register	
to register	0100 000B 0000 1111 : 0000 0000 : 11 000 reg
to memory	0100 00XB 0000 1111 : 0000 0000 : mod 000 r/m
SMSW - Store Machine Status Word	
to register	0100 000B 0000 1111 : 0000 0001 : 11 100 reg
to memory	0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m
STC - Set Carry Flag	1111 1001
STD - Set Direction Flag	1111 1101
STI - Set Interrupt Flag	1111 1011
STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data	
store string data	1010 101w
store string data (RAX at address RDI)	0100 1000 1010 1011
STR - Store Task Register	
to register	0100 000B 0000 1111 : 0000 0000 : 11 001 reg
to memory	0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m
SUB - Integer Subtraction	
register1 from register2	0100 0R0B 0010 100w:11 reg1 reg2
byteregister1 from byteregister2	0100 OROB 0010 1000 : 11 bytereg1 bytereg2
qwordregister1 from qwordregister2	0100 1R0B 0010 1000 : 11 qwordreg1 qwordreg2
register2 from register1	0100 0R0B 0010 101w:11 reg1 reg2
byteregister2 from byteregister1	0100 OROB 0010 1010:11 bytereg1 bytereg2
qwordregister2 from qwordregister1	0100 1R0B 0010 1011 : 11 qwordreg1 qwordreg2
memory from register	0100 00XB 0010 101w : mod reg r/m
memory8 from byteregister	0100 ORXB 0010 1010 : mod bytereg r/m
memory64 from qwordregister	0100 1RXB 0010 1011 : mod qwordreg r/m
register from memory	0100 ORXB 0010 100w : mod reg r/m
byteregister from memory8	0100 ORXB 0010 1000 : mod bytereg r/m
qwordregister from memory8	0100 1RXB 0010 1000 : mod qwordreg r/m
immediate from register	0100 000B 1000 00sw: 11 101 reg: imm
immediate8 from byteregister	0100 000B 1000 0000 : 11 101 bytereg : imm8
immediate32 from qwordregister	0100 100B 1000 0001 : 11 101 qwordreg : imm32
immediate8 from qwordregister	0100 100B 1000 0011 : 11 101 qwordreg : imm8
immediate from AL, AX, or EAX	0100 000B 0010 110w : imm
immediate32 from RAX	0100 1000 0010 1101 : imm32
<del></del>	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate from memory	0100 00XB 1000 00sw : mod 101 r/m : imm
immediate8 from memory8	0100 00XB 1000 0000 : mod 101 r/m : imm8
immediate32 from memory64	0100 10XB 1000 0001 : mod 101 r/m : imm32
immediate8 from memory64	0100 10XB 1000 0011 : mod 101 r/m : imm8
SWAPGS - Swap GS Base Register	OTOO TOXB TOOC GOTT: IIIGG TOTT//III: IIIIIIII
Exchanges the current GS base register value for value in MSR	0000 1111 0000 0001 1111 1000
C0000102H	0000 1111 0000 0001 1111 1000
SYSCALL - Fast System Call	
fast call to privilege level 0 system procedures	0000 1111 0000 0101
SYSRET - Return From Fast System Call	
return from fast system call	0000 1111 0000 0111
TEST - Logical Compare	
register1 and register2	0100 0R0B 1000 010w : 11 reg1 reg2
byteregister1 and byteregister2	0100 0R0B 1000 0100 : 11 bytereg1 bytereg2
qwordregister1 and qwordregister2	0100 1R0B 1000 0101 : 11 qwordreg1 qwordreg2
memory and register	0100 0R0B 1000 010w : mod reg r/m
memory8 and byteregister	0100 ORXB 1000 0100 : mod bytereg r/m
memory64 and qwordregister	0100 1RXB 1000 0101 : mod qwordreg r/m
immediate and register	0100 000B 1111 011w:11 000 reg:imm
immediate8 and byteregister	0100 000B 1111 0110 : 11 000 bytereg : imm8
immediate32 and qwordregister	0100 100B 1111 0111 : 11 000 bytereg : imm8
immediate and AL, AX, or EAX	0100 000B 1010 100w : imm
immediate32 and RAX	0100 1000 1010 1001 : imm32
immediate and memory	0100 00XB 1111 011w: mod 000 r/m: imm
immediate8 and memory8	0100 1000 1111 0110 : mod 000 r/m : imm8
immediate32 and memory64	0100 1000 1111 0111 : mod 000 r/m : imm32
UD2 - Undefined instruction	0000 FFFF: 0000 1011
VERR - Verify a Segment for Reading	
register	0100 000B 0000 1111 : 0000 0000 : 11 100 reg
memory	0100 00XB 0000 1111 : 0000 0000 : mod 100 r/m
VERW - Verify a Segment for Writing	
register	0100 000B 0000 1111 : 0000 0000 : 11 101 reg
memory	0100 00XB 0000 1111 : 0000 0000 : mod 101 r/m
WAIT - Wait	1001 1011
WBINVD - Writeback and Invalidate Data Cache	0000 1111 : 0000 1001
WRMSR - Write to Model-Specific Register	
write EDX:EAX to ECX specified MSR	0000 1111 : 0011 0000
write RDX[31:0]:RAX[31:0] to RCX specified MSR	0100 1000 0000 1111 : 0011 0000

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

XADD - Exchange and Add	Instruction and Format	Encoding
Description	XADD – Exchange and Add	
wordregister1, qwordregister2		0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1
memory, register	byteregister1, byteregister2	0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1
memory8, bytereg         0100 1RXB 0000 11111 : 1100 0000 : mod bytereg r/m           memory64, qwordreg         0100 1RXB 0000 11111 : 1100 0001 : mod qwordreg r/m           XCHG - Exchange Register/Memory with Register         1000 011w : 11 reg1 reg2           AX or EAX with register         1000 011w : mod reg r/m           XLAT/XLATB - Table Look-up Translation         1101 0111           AL to byte DS:((E)BX + unsigned AL]         1101 0111           XOR - Logical Exclusive OR         1000 0700 0700 0700 0700 0700 0700 0700	qwordregister1, qwordregister2	
Memory64, qwordreg	memory, register	0100 0RXB 0000 1111 : 1100 000w : mod reg r/m
XCHG - Exchange Register/Memory with Register         1000 011w:11 reg1 reg2           register1 with register2         1000 011w:11 reg1 reg2           AX or EAX with register         1000 011w:mod reg r/m           XLAT/XLATB - Table Look-up Translation         1101 0111           AL to byte DS;(E)BX + unsigned AL]         1101 0111           AL to byte DS;(E)BX + unsigned AL]         0100 1000 1101 0111           XOR - Logical Exclusive OR         register1 to register2           pyteregister1 to byteregister2         0100 0R0B 0011 0000:11 bytereg1 bytereg2           qwordregister1 to dwordregister2         0100 1R0B 0011 0010:11 dwordreg1 qwordreg2           register2 to register1         0100 0R0B 0011 0010:11 bytereg1 bytereg2           qwordregister2 to dwordregister1         0100 0R0B 0011 0010:11 bytereg1 bytereg2           qwordregister2 to qwordregister1         0100 0R0B 0011 0010:11 bytereg1 dwordreg2           memory to register         0100 0R0B 0011 0010:11 bytereg1 dwordreg2           memory to register         0100 0RXB 0011 0010: mod bytereg r/m           memory64 to qwordregister         0100 0RXB 0011 0010: mod bytereg r/m           memory64 to qwordregister         0100 0RXB 0011 0000: mod bytereg r/m           qwordregister to memory8         0100 0RXB 0011 0000: mod bytereg r/m           qwordregister to memory8         0100 0RXB 0011 0000: mod bytereg r/m	memory8, bytereg	0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m
register1 with register	memory64, qwordreg	0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m
AX or EAX with register	XCHG - Exchange Register/Memory with Register	
Mathodox	register1 with register2	1000 011w:11 reg1 reg2
XLAT/XLATB - Table Look-up Translation	AX or EAX with register	1001 0 reg
AL to byte DS:[(E)BX + unsigned AL]  AL to byte DS:[RBX + unsigned AL]  O100 1000 1101 0111  XOR - Logical Exclusive OR  register1 to register2  byteregister1 to byteregister2  o100 0R0B 0011 0000: 11 bytereg1 bytereg2  qwordregister1 to qwordregister2  o100 0R0B 0011 0001: 11 qwordreg1 qwordreg2  register2 to register1  o100 0R0B 0011 0010: 11 bytereg1 bytereg2  pyteregister2 to byteregister1  o100 0R0B 0011 0010: 11 bytereg1 bytereg2  qwordregister2 to byteregister1  o100 0R0B 0011 0010: 11 bytereg1 bytereg2  qwordregister2 to pwordregister1  o100 0R0B 0011 0010: 11 bytereg1 bytereg2  memory to register  o100 0RXB 0011 0010: 11 bytereg1 dwordreg2  memory to register  o100 0RXB 0011 0010: 11 pwordreg1 qwordreg2  memory to byteregister  o100 0RXB 0011 0010: mod bytereg r/m  memory64 to qwordregister  o100 0RXB 0011 001: mod qwordreg r/m  pyteregister to memory  o100 0RXB 0011 0000: mod bytereg r/m  o100 0RXB 0011 0000: mod bytereg r/m  o100 0RXB 0011 0000: mod bytereg r/m  pyteregister to memory8  o100 0RXB 0011 0000: mod bytereg r/m  o100 0RXB 0011 0000: mod bytereg r/m  o100 0RXB 0011 0000: mod dwordreg r/m  immediate to register  o100 0RXB 0011 0001: mod qwordreg r/m  immediate to register  o100 0RXB 0011 0001: mod qwordreg r/m  immediate to register  o100 0RXB 0011 0000: mod bytereg : imm8  immediate to register  o100 0RXB 0010 0000: 11 110 bytereg: imm8  immediate to register  o100 0RXB 0010 0000: 11 110 wirmm  immediate to RAX  o100 000B 000 0001: 11 110 qwordreg: imm8  immediate to RAX  o100 000B 000 0000: mod 110 r/m: imm  immediate to memory8  o100 00XB 1000 000sw: mod 110 r/m: imm8  immediate to memory8  o100 00XB 1000 0000: mod 110 r/m: imm8  immediate to memory8  o100 00XB 1000 0000: mod 110 r/m: imm8	memory with register	1000 011w: mod reg r/m
AL to byte DS;[REX + unsigned AL]  XOR - Logical Exclusive OR  register1 to register2  byteregister1 to byteregister2  qwordregister1 to owordregister2  register2 to register1  byteregister1 to pyteregister1  byteregister2 to pyteregister1  byteregister2 to byteregister1  byteregister2 to byteregister1  byteregister2 to byteregister1  byteregister2 to owordregister1  control on 0000 0000 0011 0010 : 11 bytereg1 bytereg2  dwordregister2 to owordregister1  control on 0000 0000 0011 0010 : 11 bytereg1 bytereg2  dwordregister2 to owordregister1  control on 0000 0000 0011 0010 : 11 bytereg1 bytereg2  dwordregister2 to owordregister1  control on 0000 0000 0011 0010 : 11 bytereg1 bytereg2  dwordregister2 to owordregister  control on 0000 0000 0010 0010 : 11 bytereg1 owordreg2  memory to register  control on 0000 0000 0010 0010 : 11 pytereg1 owordreg2  memory to register  control on 0000 0000 0010 0010 : 11 pytereg1 owordreg2  memory to register  control on 0000 0000 0010 0010 : 11 pytereg1 owordreg2  memory to register  control on 0000 0000 in 0010 in 0	XLAT/XLATB - Table Look-up Translation	
XOR - Logical Exclusive OR              register1 to register2	AL to byte DS:[(E)BX + unsigned AL]	1101 0111
register1 to register2	AL to byte DS:[RBX + unsigned AL]	0100 1000 1101 0111
byteregister1 to byteregister2 qwordregister1 to qwordregister2 qwordregister1 to qwordregister2 pyteregister2 to register1  byteregister2 to byteregister1  common to register2  memory to register  memory 8 to byteregister  memory 64 to qwordregister  memory 65 to memory  byteregister to memory  common to memory  com	XOR - Logical Exclusive OR	
qwordregister1 to qwordregister2         0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2           register2 to register1         0100 0R0B 0011 0010 : 11 bytereg1 bytereg2           byteregister2 to byteregister1         0100 0R0B 0011 0010 : 11 bytereg1 bytereg2           qwordregister2 to qwordregister1         0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2           memory to register         0100 0RXB 0011 0010 : mod bytereg r/m           memory8 to byteregister         0100 0RXB 0011 0011 : mod qwordreg r/m           register to memory         0100 0RXB 0011 0000 : mod bytereg r/m           byteregister to memory8         0100 0RXB 0011 0000 : mod bytereg r/m           qwordregister to memory8         0100 0RXB 0011 0000 : mod bytereg r/m           immediate to register         0100 0RXB 0011 0001 : mod qwordreg r/m           immediate to register         0100 0RXB 0011 0000 : mod bytereg r/m           immediate to register         0100 000B 1000 000s : 11 110 bytereg : imm8           immediate8 to dwordregister         0100 000B 1000 0000 : 11 110 bytereg : imm8           immediate8 to qwordregister         0100 100B 1000 0001 : 11 110 qwordreg : imm8           immediate to RAX         0100 000B 0010 0100 : immediate data           immediate to memory8         0100 000XB 1000 000s : mod 110 r/m : imm           immediate8 to memory64         0100 10XB 1000 0001 : mod 110 r/m : imm32	register1 to register2	0100 0RXB 0011 000w : 11 reg1 reg2
register2 to register1	byteregister1 to byteregister2	0100 0R0B 0011 0000 : 11 bytereg1 bytereg2
byteregister2 to byteregister1	qwordregister1 to qwordregister2	0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2
qwordregister2 to qwordregister1         0100 1R08 0011 0011 : 11 qwordreg1 qwordreg2           memory to register         0100 0RXB 0011 0010 : mod bytereg r/m           memory64 to qwordregister         0100 1RXB 0011 0011 : mod qwordreg r/m           register to memory         0100 0RXB 0011 0000 : mod bytereg r/m           byteregister to memory8         0100 0RXB 0011 0000 : mod pwordreg r/m           qwordregister to memory8         0100 1RXB 0011 0001 : mod qwordreg r/m           immediate to register         0100 000B 1000 00sw : 11 110 reg : imm           immediate8 to byteregister         0100 000B 1000 0000 : 11 110 bytereg : imm8           immediate32 to qwordregister         0100 100B 1000 0001 : 11 110 qwordreg : imm8           immediate to AL, AX, or EAX         0100 000B 0010 0100 : imm           immediate to RAX         0100 1000 0011 0101 : immediate data           immediate8 to memory8         0100 00XB 1000 0000 : mod 110 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 : mod 110 r/m : imm32	register2 to register1	0100 0R0B 0011 001w:11 reg1 reg2
memory to register         0100 0RXB 0011 001w : mod reg r/m           memory8 to byteregister         0100 0RXB 0011 0010 : mod bytereg r/m           memory64 to qwordregister         0100 1RXB 0011 000w : mod reg r/m           register to memory         0100 0RXB 0011 000w : mod bytereg r/m           byteregister to memory8         0100 0RXB 0011 0000 : mod bytereg r/m           qwordregister to memory8         0100 1RXB 0011 0001 : mod qwordreg r/m           immediate to register         0100 000B 1000 00sw : 11 110 reg : imm           immediate8 to byteregister         0100 000B 1000 0000 : 11 110 bytereg : imm8           immediate32 to qwordregister         0100 100B 1000 0001 : 11 110 qwordreg : imm32           immediate8 to AL, AX, or EAX         0100 100B 1000 0011 : 11 110 qwordreg : imm8           immediate to RAX         0100 000B 0011 010w : imm           immediate to memory         0100 00XB 1000 00sw : mod 110 r/m : imm           immediate 8 to memory8         0100 00XB 1000 0000 : mod 110 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 : mod 110 r/m : imm32	byteregister2 to byteregister1	0100 0R0B 0011 0010 : 11 bytereg1 bytereg2
memory8 to byteregister         0100 0RXB 0011 0010 : mod bytereg r/m           memory64 to qwordregister         0100 1RXB 0011 0011 : mod qwordreg r/m           register to memory         0100 0RXB 0011 0000 : mod bytereg r/m           byteregister to memory8         0100 0RXB 0011 0001 : mod qwordreg r/m           qwordregister to memory8         0100 1RXB 0011 0001 : mod qwordreg r/m           immediate to register         0100 000B 1000 000sw : 11 110 reg : imm           immediate8 to byteregister         0100 100B 1000 0000 : 11 110 bytereg : imm8           immediate32 to qwordregister         0100 100B 1000 0001 : 11 110 qwordreg : imm8           immediate to AL, AX, or EAX         0100 100B 1000 0011 : 11 110 qwordreg : imm8           immediate to RAX         0100 1000 0011 0101 : immediate data           immediate to memory         0100 00XB 1000 00sw : mod 110 r/m : imm           immediate8 to memory8         0100 00XB 1000 0000 : mod 110 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 : mod 110 r/m : imm32	qwordregister2 to qwordregister1	0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2
memory64 to qwordregister         0100 1RXB 0011 0011 : mod qwordreg r/m           register to memory         0100 0RXB 0011 0000 : mod bytereg r/m           byteregister to memory8         0100 1RXB 0011 0001 : mod qwordreg r/m           qwordregister to memory8         0100 1RXB 0011 0001 : mod qwordreg r/m           immediate to register         0100 000B 1000 000sw : 11 110 reg : imm           immediate8 to byteregister         0100 000B 1000 0000 : 11 110 bytereg : imm8           immediate32 to qwordregister         0100 100B 1000 0001 : 11 110 qwordreg : imm8           immediate to AL, AX, or EAX         0100 100B 1000 0011 : 11 110 qwordreg : imm8           immediate to RAX         0100 1000 0011 0101 : immediate data           immediate to memory         0100 00XB 1000 00sw : mod 110 r/m : imm           immediate8 to memory8         0100 00XB 1000 0000 : mod 110 r/m : imm8           immediate32 to memory64         0100 10XB 1000 0001 : mod 110 r/m : imm32	memory to register	0100 0RXB 0011 001w: mod reg r/m
register to memory  0100 0RXB 0011 000w : mod reg r/m  byteregister to memory8  0100 1RXB 0011 0000 : mod bytereg r/m  qwordregister to memory8  0100 1RXB 0011 0001 : mod qwordreg r/m  immediate to register  0100 000B 1000 000sw : 11 110 reg : imm  immediate8 to byteregister  0100 100B 1000 0000 : 11 110 bytereg : imm8  immediate32 to qwordregister  0100 100B 1000 0001 : 11 110 qwordreg : imm8  immediate to AL, AX, or EAX  0100 100B 1000 0011 : 11 110 qwordreg : imm8  immediate to RAX  0100 1000 0011 010w : imm  immediate to memory  0100 00XB 1000 00sw : mod 110 r/m : imm  immediate8 to memory8  0100 00XB 1000 0000 : mod 110 r/m : imm8  immediate32 to memory64  0100 10XB 1000 0001 : mod 110 r/m : imm8	memory8 to byteregister	0100 0RXB 0011 0010 : mod bytereg r/m
byteregister to memory8	memory64 to qwordregister	0100 1RXB 0011 0011 : mod qwordreg r/m
qwordregister to memory8       0100 1RXB 0011 0001 : mod qwordreg r/m         immediate to register       0100 000B 1000 000w : 11 110 reg : imm         immediate8 to byteregister       0100 100B 1000 0000 : 11 110 pytereg : imm8         immediate32 to qwordregister       0100 100B 1000 0001 : 11 110 qwordreg : imm8         immediate to AL, AX, or EAX       0100 100B 1000 0011 : 11 110 qwordreg : imm8         immediate to RAX       0100 1000 0011 010w : imm         immediate to memory       0100 000XB 1000 000w : mod 110 r/m : imm         immediate8 to memory8       0100 000XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	register to memory	0100 0RXB 0011 000w : mod reg r/m
immediate to register       0100 000B 1000 00sw : 11 110 reg : imm         immediate8 to byteregister       0100 000B 1000 0000 : 11 110 bytereg : imm8         immediate32 to qwordregister       0100 100B 1000 0001 : 11 110 qwordreg : imm8         immediate8 to qwordregister       0100 100B 1000 0011 : 11 110 qwordreg : imm8         immediate to AL, AX, or EAX       0100 000B 0011 010w : imm         immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm8         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	byteregister to memory8	0100 0RXB 0011 0000 : mod bytereg r/m
immediate8 to byteregister       0100 000B 1000 0000 : 11 110 bytereg : imm8         immediate32 to qwordregister       0100 100B 1000 0001 : 11 110 qwordreg : imm8         immediate8 to qwordregister       0100 100B 1000 0011 : 11 110 qwordreg : imm8         immediate to AL, AX, or EAX       0100 000B 0011 010w : imm         immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm8         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	qwordregister to memory8	0100 1RXB 0011 0001 : mod qwordreg r/m
immediate32 to qwordregister       0100 100B 1000 0001 : 11 110 qwordreg : imm32         immediate8 to qwordregister       0100 100B 1000 0011 : 11 110 qwordreg : imm8         immediate to AL, AX, or EAX       0100 000B 0011 010w : imm         immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	immediate to register	0100 000B 1000 00sw : 11 110 reg : imm
immediate8 to qwordregister       0100 100B 1000 0011 : 11 110 qwordreg : imm8         immediate to AL, AX, or EAX       0100 000B 0011 010w : imm         immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	immediate8 to byteregister	0100 000B 1000 0000 : 11 110 bytereg : imm8
immediate to AL, AX, or EAX       0100 000B 0011 010w : imm         immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	immediate32 to qwordregister	0100 100B 1000 0001 : 11 110 qwordreg : imm32
immediate to RAX       0100 1000 0011 0101 : immediate data         immediate to memory       0100 00XB 1000 00sw : mod 110 r/m : imm         immediate8 to memory8       0100 00XB 1000 0000 : mod 110 r/m : imm8         immediate32 to memory64       0100 10XB 1000 0001 : mod 110 r/m : imm32	immediate8 to qwordregister	0100 100B 1000 0011 : 11 110 qwordreg : imm8
immediate to memory       0100 00XB 1000 00sw: mod 110 r/m: imm         immediate8 to memory8       0100 00XB 1000 0000: mod 110 r/m: imm8         immediate32 to memory64       0100 10XB 1000 0001: mod 110 r/m: imm32	immediate to AL, AX, or EAX	0100 000B 0011 010w : imm
immediate8 to memory8	immediate to RAX	0100 1000 0011 0101 : immediate data
immediate32 to memory64 0100 10XB 1000 0001 : mod 110 r/m : imm32	immediate to memory	0100 00XB 1000 00sw : mod 110 r/m : imm
	immediate8 to memory8	0100 00XB 1000 0000 : mod 110 r/m : imm8
immediate8 to memory64 0100 10XB 1000 0011 : mod 110 r/m : imm8	immediate32 to memory64	0100 10XB 1000 0001 : mod 110 r/m : imm32
	immediate8 to memory64	0100 10XB 1000 0011 : mod 110 r/m : imm8

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
Prefix Bytes	
address size	0110 0111
LOCK	1111 0000
operand size	0110 0110
CS segment override	0010 1110
DS segment override	0011 1110
ES segment override	0010 0110
FS segment override	0110 0100
GS segment override	0110 0101
SS segment override	0011 0110

## B.3 PENTIUM® PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS

The following table shows formats and encodings introduced by the Pentium processor family.

Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes

Instruction and Format	Encoding
CMPXCHG8B - Compare and Exchange 8 Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m

Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode

Instruction and Format	Encoding
CMPXCHG8B/CMPXCHG16B - Compare and Exchange Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m
RDX:RAX with memory128	0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m

# B.4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-31. Table B-34 lists special encodings (instructions that do not follow the rules below).

- 1. The REX instruction has no effect:
  - On immediates.
  - · If both operands are MMX registers.
  - On MMX registers and XMM registers.
  - If an MMX register is encoded in the reg field of the ModR/M byte.
- 2. If a memory operand is encoded in the r/m field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.

- 3. If a general-purpose register is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.
- 4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding.

## B.5 MMX INSTRUCTION FORMATS AND ENCODINGS

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

# B.5.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

99	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

Table B-18. Encoding of Granularity of Data Field (gg)

# B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)

When MMX technology registers (mmxreg) are used as operands, they are encoded in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1, and 0).

If an MMX instruction operates on a general-purpose register (reg), the register is encoded in the R/M field of the ModR/M byte.

### B.5.3 MMX Instruction Formats and Encodings Table

Table B-19 shows the formats and encodings of the integer instructions.

Table b-13. This instruction formats and checomings	
Instruction and Format	Encoding
EMMS - Empty MMX technology state	0000 1111:01110111
MOVD - Move doubleword	
reg to mmxreg	0000 1111:0110 1110: 11 mmxreg reg
reg from mmxreg	0000 1111:0111 1110: 11 mmxreg reg
mem to mmxreg	0000 1111:0110 1110: mod mmxreg r/m
mem from mmxreg	0000 1111:0111 1110: mod mmxreg r/m
MOVQ - Move quadword	
mmxreg2 to mmxreg1	0000 1111:0110 1111: 11 mmxreg1 mmxreg2
mmxreg2 from mmxreg1	0000 1111:0111 1111: 11 mmxreg1 mmxreg2
mem to mmxreg	0000 1111:0110 1111: mod mmxreg r/m

Table B-19. MMX Instruction Formats and Encodings

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
mem from mmxreg	0000 1111:0111 1111: mod mmxreg r/m
PACKSSDW <sup>1</sup> - Pack dword to word data (signed with	0000 1111.0111 1111. Illou lillitxreg 1/ill
saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 1011: mod mmxreg r/m
PACKSSWB <sup>1</sup> - Pack word to byte data (signed with saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 0011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 0011: mod mmxreg r/m
PACKUSWB <sup>1</sup> - Pack word to byte data (unsigned with saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 0111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 0111: mod mmxreg r/m
PADD - Add with wrap-around	
mmxreg2 to mmxreg1	0000 1111: 1111 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1111 11gg: mod mmxreg r/m
PADDS - Add signed with saturation	
mmxreg2 to mmxreg1	0000 1111: 1110 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1110 11gg: mod mmxreg r/m
PADDUS - Add unsigned with saturation	
mmxreg2 to mmxreg1	0000 1111: 1101 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1101 11gg: mod mmxreg r/m
PAND - Bitwise And	
mmxreg2 to mmxreg1	0000 1111:1101 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 1011: mod mmxreg r/m
PANDN - Bitwise AndNot	
mmxreg2 to mmxreg1	0000 1111:1101 1111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 1111: mod mmxreg r/m
PCMPEQ - Packed compare for equality	
mmxreg1 with mmxreg2	0000 1111:0111 01gg: 11 mmxreg1 mmxreg2
mmxreg with memory	0000 1111:0111 01gg: mod mmxreg r/m
PCMPGT - Packed compare greater (signed)	
mmxreg1 with mmxreg2	0000 1111:0110 01gg: 11 mmxreg1 mmxreg2
mmxreg with memory	0000 1111:0110 01gg: mod mmxreg r/m
PMADDWD - Packed multiply add	
mmxreg2 to mmxreg1	0000 1111:1111 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1111 0101: mod mmxreg r/m
PMULHUW - Packed multiplication, store high word (unsigned)	-
mmxreg2 to mmxreg1	0000 1111: 1110 0100: 11 mmxreg1 mmxreg2

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
memory to mmxreg	0000 1111: 1110 0100: mod mmxreg r/m
PMULHW - Packed multiplication, store high word	
mmxreg2 to mmxreg1	0000 1111:1110 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 0101: mod mmxreg r/m
PMULLW – Packed multiplication, store low word	
mmxreg2 to mmxreg1	0000 1111:1101 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 0101: mod mmxreg r/m
POR - Bitwise Or	
mmxreg2 to mmxreg1	0000 1111:1110 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 1011: mod mmxreg r/m
PSLL <sup>2</sup> - Packed shift left logical	
mmxreg1 by mmxreg2	0000 1111:1111 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1111 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 110 mmxreg: imm8 data
PSRA <sup>2</sup> - Packed shift right arithmetic	
mmxreg1 by mmxreg2	0000 1111:1110 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1110 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 100 mmxreg: imm8 data
PSRL <sup>2</sup> – Packed shift right logical	
mmxreg1 by mmxreg2	0000 1111:1101 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1101 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 010 mmxreg: imm8 data
PSUB – Subtract with wrap-around	
mmxreg2 from mmxreg1	0000 1111:1111 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1111 10gg: mod mmxreg r/m
PSUBS - Subtract signed with saturation	
mmxreg2 from mmxreg1	0000 1111:1110 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1110 10gg: mod mmxreg r/m
PSUBUS - Subtract unsigned with saturation	
mmxreg2 from mmxreg1	0000 1111:1101 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1101 10gg: mod mmxreg r/m
PUNPCKH - Unpack high data to next larger type	
mmxreg2 to mmxreg1	0000 1111:0110 10gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 10gg: mod mmxreg r/m
PUNPCKL - Unpack low data to next larger type	
mmxreg2 to mmxreg1	0000 1111:0110 00gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 00gg: mod mmxreg r/m

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
PXOR - Bitwise Xor	
mmxreg2 to mmxreg1	0000 1111:1110 1111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 1111: mod mmxreg r/m

#### NOTES:

- 1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
- 2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.

# B.6 PROCESSOR EXTENDED STATE INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that relate to processor extended state management.

Table B-20. Formats and Encodings of XSAVE/XRSTOR/XGETBV/XSETBV Instructions

Instruction and Format	Encoding
XGETBV - Get Value of Extended Control Register	0000 1111:0000 0001: 1101 0000
XRSTOR - Restore Processor Extended States <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 101 r/m
XSAVE - Save Processor Extended States <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 100 r/m
XSETBV - Set Extended Control Register	0000 1111:0000 0001: 1101 0001

#### **NOTES:**

1. For XSAVE and XRSTOR, "mod = 11" is reserved.

# B.7 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

Table B-21. Formats and Encodings of P6 Family Instructions

Instruction and Format	Encoding
CMOVcc - Conditional Move	
register2 to register1	0000 1111: 0100 tttn : 11 reg1 reg2
memory to register	0000 1111 : 0100 tttn : mod reg r/m
FCMOVcc - Conditional Move on EFLAG Register Condition Codes	
move if below (B)	11011 010 : 11 000 ST(i)
move if equal (E)	11011 010 : 11 001 ST(i)
move if below or equal (BE)	11011 010 : 11 010 ST(i)
move if unordered (U)	11011 010 : 11 011 ST(i)
move if not below (NB)	11011 011 : 11 000 ST(i)
move if not equal (NE)	11011 011 : 11 001 ST(i)

Table B-21. Formats and Encodings of P6 Family Instructions (Contd.)

Instruction and Format	Encoding
move if not below or equal (NBE)	11011 011 : 11 010 ST(i)
move if not unordered (NU)	11011 011 : 11 011 ST(i)
FCOMI - Compare Real and Set EFLAGS	11011 011 : 11 110 ST(i)
FXRSTOR - Restore x87 FPU, MMX, SSE, and SSE2 State $^{\it 1}$	0000 1111:1010 1110: mod <sup>A</sup> 001 r/m
FXSAVE - Save x87 FPU, MMX, SSE, and SSE2 State <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 000 г/m
SYSENTER - Fast System Call	0000 1111:0011 0100
SYSEXIT - Fast Return from Fast System Call	0000 1111:0011 0101

#### **NOTES:**

# B.8 SSE INSTRUCTION FORMATS AND ENCODINGS

The SSE instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables (Tables B-22, B-23, and B-24) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

Table B-22. Formats and Encodings of SSE Floating-Point Instructions

Instruction and Format	Encoding
ADDPS—Add Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1000: mod xmmreg r/m
ADDSS—Add Scalar Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:01011000: mod xmmreg r/m
ANDNPS—Bitwise Logical AND NOT of Packed Single- Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0101: mod xmmreg r/m
ANDPS—Bitwise Logical AND of Packed Single- Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0100: mod xmmreg r/m
CMPPS—Compare Packed Single-Precision Floating- Point Values	
xmmreg2 to xmmreg1, imm8	0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0000 1111:1100 0010: mod xmmreg r/m: imm8
CMPSS—Compare Scalar Single-Precision Floating- Point Values	

<sup>1.</sup> For FXSAVE and FXRSTOR, "mod = 11" is reserved.

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

	igs of 33c Floating-Follit instructions (conta.)
Instruction and Format	Encoding
xmmreg2 to xmmreg1, imm8	1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	1111 0011:0000 1111:1100 0010: mod xmmreg r/m: imm8
COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	0000 1111:0010 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0010 1111: mod xmmreg r/m
CVTPI2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values	
mmreg to xmmreg	0000 1111:0010 1010:11 xmmreg1 mmreg1
mem to xmmreg	0000 1111:0010 1010: mod xmmreg r/m
CVTPS2PI—Convert Packed Single-Precision Floating- Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1101:11 mmreg1 xmmreg1
mem to mmreg	0000 1111:0010 1101: mod mmreg r/m
CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value	
r32 to xmmreg1	1111 0011:0000 1111:00101010:11 xmmreg1 r32
mem to xmmreg	1111 0011:0000 1111:00101010: mod xmmreg r/m
CVTSS2SI—Convert Scalar Single-Precision Floating- Point Value to Doubleword Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1101:11 r32 xmmreg
mem to r32	1111 0011:0000 1111:0010 1101: mod r32 r/m
CVTTPS2PI—Convert with Truncation Packed Single- Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1100:11 mmreg1 xmmreg1
mem to mmreg	0000 1111:0010 1100: mod mmreg r/m
CVTTSS2SI—Convert with Truncation Scalar Single- Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1100:11 r32 xmmreg1
mem to r32	1111 0011:0000 1111:0010 1100: mod r32 r/m
DIVPS—Divide Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1110: mod xmmreg r/m
DIVSS—Divide Scalar Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1110: mod xmmreg r/m
LDMXCSR—Load MXCSR Register State	
m32 to MXCSR	0000 1111:1010 1110:mod <sup>A</sup> 010 mem
MAXPS—Return Maximum Packed Single-Precision Floating-Point Values	

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

Instruction and Format	Encoding
	<u> </u>
xmmreg2 to xmmreg1	0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1111: mod xmmreg r/m
MAXSS—Return Maximum Scalar Double-Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1111: mod xmmreg r/m
MINPS—Return Minimum Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1101: mod xmmreg r/m
MINSS—Return Minimum Scalar Double-Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1101: mod xmmreg r/m
MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0010 1000:11 xmmreg2 xmmreg1
mem to xmmreg1	0000 1111:0010 1000: mod xmmreg r/m
xmmreg1 to xmmreg2	0000 1111:0010 1001:11 xmmreg1 xmmreg2
xmmreg1 to mem	0000 1111:0010 1001: mod xmmreg r/m
MOVHLPS—Move Packed Single-Precision Floating- Point Values High to Low	
xmmreg2 to xmmreg1	0000 1111:0001 0010:11 xmmreg1 xmmreg2
MOVHPS—Move High Packed Single-Precision Floating-Point Values	
mem to xmmreg	0000 1111:0001 0110: mod xmmreg r/m
xmmreg to mem	0000 1111:0001 0111: mod xmmreg r/m
MOVLHPS—Move Packed Single-Precision Floating- Point Values Low to High	
xmmreg2 to xmmreg1	0000 1111:00010110:11 xmmreg1 xmmreg2
MOVLPS—Move Low Packed Single-Precision Floating- Point Values	
mem to xmmreg	0000 1111:0001 0010: mod xmmreg r/m
xmmreg to mem	0000 1111:0001 0011: mod xmmreg r/m
MOVMSKPS—Extract Packed Single-Precision Floating- Point Sign Mask	
xmmreg to r32	0000 1111:0101 0000:11 r32 xmmreg
MOVSS—Move Scalar Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0001 0000:11 xmmreg2 xmmreg1
mem to xmmreg1	1111 0011:0000 1111:0001 0000: mod xmmreg r/m

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

igs of SSE Floating-Point instructions (Contd.)
Encoding
1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2
1111 0011:0000 1111:0001 0001: mod xmmreg r/m
0000 1111:0001 0000:11 xmmreg2 xmmreg1
0000 1111:0001 0000: mod xmmreg r/m
0000 1111:0001 0001:11 xmmreg1 xmmreg2
0000 1111:0001 0001: mod xmmreg r/m
0000 1111:0101 1001:11 xmmreg1 xmmreg2
0000 1111:0101 1001: mod xmmreg r/m
1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2
1111 0011:0000 1111:0101 1001: mod xmmreg r/m
0000 1111:0101 0110:11 xmmreg1 xmmreg2
0000 1111:0101 0110: mod xmmreg r/m
0000 1111:0101 0011:11 xmmreg1 xmmreg2
0000 1111:0101 0011: mod xmmreg r/m
1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2
1111 0011:0000 1111:01010011: mod xmmreg r/m
0000 1111:0101 0010:11 xmmreg1 xmmreg2
0000 1111:0101 0010: mode xmmreg r/m
1111 0011:0000 1111:0101 0010:11 xmmreg1 xmmreg2
1111 0011:0000 1111:0101 0010: mod xmmreg r/m
0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8
0000 1111:1100 0110: mod xmmreg r/m: imm8

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

Encoding
0000 1111:0101 0001:11 xmmreg1 xmmreg2
0000 1111:0101 0001: mod xmmreg r/m
1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg2
1111 0011:0000 1111:0101 0001:mod xmmreg r/m
0000 1111:1010 1110:mod <sup>A</sup> 011 mem
0000 1111:0101 1100:11 xmmreg1 xmmreg2
0000 1111:0101 1100:mod xmmreg r/m
1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2
1111 0011:0000 1111:0101 1100:mod xmmreg r/m
0000 1111:0010 1110:11 xmmreg1 xmmreg2
0000 1111:0010 1110: mod xmmreg r/m
0000 1111:0001 0101:11 xmmreg1 xmmreg2
0000 1111:0001 0101: mod xmmreg r/m
0000 1111:0001 0100:11 xmmreg1 xmmreg2
0000 1111:0001 0100: mod xmmreg r/m
0000 1111:0101 0111:11 xmmreg1 xmmreg2

Table B-23. Formats and Encodings of SSE Integer Instructions

Instruction and Format	Encoding
PAVGB/PAVGW—Average Packed Integers	
mmreg2 to mmreg1	0000 1111:1110 0000:11 mmreg1 mmreg2
	0000 1111:1110 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0000: mod mmreg r/m
	0000 1111:1110 0011: mod mmreg r/m
PEXTRW—Extract Word	
mmreg to reg32, imm8	0000 1111:1100 0101:11 r32 mmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0000 1111:1100 0100:11 mmreg r32: imm8
m16 to mmreg, imm8	0000 1111:1100 0100: mod mmreg r/m: imm8
PMAXSW—Maximum of Packed Signed Word Integers	
mmreg2 to mmreg1	0000 1111:1110 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1110: mod mmreg r/m
PMAXUB—Maximum of Packed Unsigned Byte Integers	
mmreg2 to mmreg1	0000 1111:1101 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1110: mod mmreg r/m
PMINSW—Minimum of Packed Signed Word Integers	
mmreg2 to mmreg1	0000 1111:1110 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1010: mod mmreg r/m
PMINUB—Minimum of Packed Unsigned Byte Integers	
mmreg2 to mmreg1	0000 1111:1101 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1010: mod mmreg r/m
PMOVMSKB—Move Byte Mask To Integer	
mmreg to reg32	0000 1111:1101 0111:11 r32 mmreg
PMULHUW—Multiply Packed Unsigned Integers and Store High Result	
mmreg2 to mmreg1	0000 1111:1110 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0100: mod mmreg r/m
PSADBW—Compute Sum of Absolute Differences	
mmreg2 to mmreg1	0000 1111:1111 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 0110: mod mmreg r/m
PSHUFW—Shuffle Packed Words	
mmreg2 to mmreg1, imm8	0000 1111:0111 0000:11 mmreg1 mmreg2: imm8
mem to mmreg, imm8	0000 1111:0111 0000: mod mmreg r/m: imm8

Table B-24. Format and Encoding of SSE Cacheability & Memory Ordering Instructions

Instruction and Format	Encoding
MASKMOVQ—Store Selected Bytes of Quadword	
mmreg2 to mmreg1	0000 1111:1111 0111:11 mmreg1 mmreg2
MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint	
xmmreg to mem	0000 1111:0010 1011: mod xmmreg r/m
MOVNTQ—Store Quadword Using Non-Temporal Hint	
mmreg to mem	0000 1111:1110 0111: mod mmreg r/m
PREFETCHTO—Prefetch Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 001 mem
PREFETCHT1—Prefetch Temporal to First Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 010 mem
PREFETCHT2—Prefetch Temporal to Second Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 011 mem
PREFETCHNTA—Prefetch Non-Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 000 mem
SFENCE—Store Fence	0000 1111:1010 1110:11 111 000

# B.9 SSE2 INSTRUCTION FORMATS AND ENCODINGS

The SSE2 instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

# B.9.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-25 shows the encoding of this gg field.

Table B-25. Encoding of Granularity of Data Field (gg)

99	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions

Instruction and Format	Encoding
ADDPD—Add Packed Double-Precision Floating-	Circoding
Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1000: mod xmmreg r/m
ADDSD—Add Scalar Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1000: mod xmmreg r/m
ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 0101: mod xmmreg r/m
ANDPD—Bitwise Logical AND of Packed Double- Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 0100: mod xmmreg r/m
CMPPD—Compare Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:1100 0010: mod xmmreg r/m: imm8
CMPSD—Compare Scalar Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1, imm8	1111 0010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	11110 010:0000 1111:1100 0010: mod xmmreg r/m: imm8
COMISD—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0010 1111: mod xmmreg r/m
CVTPI2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values	
mmreg to xmmreg	0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1
mem to xmmreg	0110 0110:0000 1111:0010 1010: mod xmmreg r/m
CVTPD2PI—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1
mem to mmreg	0110 0110:0000 1111:0010 1101: mod mmreg r/m
CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value	
r32 to xmmreg1	1111 0010:0000 1111:0010 1010:11 xmmreg r32
mem to xmmreg	1111 0010:0000 1111:0010 1010: mod xmmreg r/m
CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer	

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

	dings of 33c2 Floating-Foint instructions (conta.)
Instruction and Format	Encoding
xmmreg to r32	1111 0010:0000 1111:0010 1101:11 r32 xmmreg
mem to r32	1111 0010:0000 1111:0010 1101: mod r32 r/m
CVTTPD2PI—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0110 0110:0000 1111:0010 1100:11 mmreg xmmreg
mem to mmreg	0110 0110:0000 1111:0010 1100: mod mmreg r/m
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	1111 0010:0000 1111:0010 1100:11 r32 xmmreg
mem to r32	1111 0010:0000 1111:0010 1100: mod r32 r/m
CVTPD2PS—Covert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1010: mod xmmreg r/m
CVTPS2PD—Covert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1010: mod xmmreg r/m
CVTSD2SS—Covert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1010: mod xmmreg r/m
CVTSS2SD—Covert Scalar Single-Precision Floating- Point Value to Scalar Double-Precision Floating- Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:00001 111:0101 1010: mod xmmreg r/m
CVTPD2DQ—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg2 to xmmreg1	1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:1110 0110: mod xmmreg r/m
CVTTPD2DQ—Convert With Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 0110: mod xmmreg r/m
<b>.</b>	I .

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

Instruction and Format	Encoding
CVTDQ2PD—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:1110 0110: mod xmmreg r/m
CVTPS2DQ—Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1011: mod xmmreg r/m
CVTTPS2DQ—Convert With Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1011: mod xmmreg r/m
CVTDQ2PS—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1011: mod xmmreg r/m
DIVPD—Divide Packed Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1110: mod xmmreg r/m
DIVSD—Divide Scalar Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1110: mod xmmreg r/m
MAXPD—Return Maximum Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1111: mod xmmreg r/m
MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1111: mod xmmreg r/m
MINPD—Return Minimum Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1101: mod xmmreg r/m
MINSD—Return Minimum Scalar Double-Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1101: mod xmmreg r/m

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

Instruction and Format	Encoding
MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values	
xmmreg1 to xmmreg2	0110 0110:0000 1111:0010 1001:11 xmmreg2 xmmreg1
xmmreg1 to mem	0110 0110:0000 1111:0010 1001: mod xmmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1000:11 xmmreg1 xmmreg2
mem to xmmreg1	0110 0110:0000 1111:0010 1000: mod xmmreg r/m
MOVHPD—Move High Packed Double-Precision Floating-Point Values	
xmmreg to mem	0110 0110:0000 1111:0001 0111: mod xmmreg r/m
mem to xmmreg	0110 0110:0000 1111:0001 0110: mod xmmreg r/m
MOVLPD—Move Low Packed Double-Precision Floating-Point Values	
xmmreg to mem	0110 0110:0000 1111:0001 0011: mod xmmreg r/m
mem to xmmreg	0110 0110:0000 1111:0001 0010: mod xmmreg r/m
MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask	
xmmreg to r32	0110 0110:0000 1111:0101 0000:11 r32 xmmreg
MOVSD—Move Scalar Double-Precision Floating- Point Values	
xmmreg1 to xmmreg2	1111 0010:0000 1111:0001 0001:11 xmmreg2 xmmreg1
xmmreg1 to mem	1111 0010:0000 1111:0001 0001: mod xmmreg r/m
xmmreg2 to xmmreg1	1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2
mem to xmmreg1	1111 0010:0000 1111:0001 0000: mod xmmreg r/m
MOVUPD—Move Unaligned Packed Double- Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1
mem to xmmreg1	0110 0110:0000 1111:0001 0001: mod xmmreg r/m
xmmreg1 to xmmreg2	0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2
xmmreg1 to mem	0110 0110:0000 1111:0001 0000: mod xmmreg r/m
MULPD—Multiply Packed Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1001: mod xmmreg r/m
MULSD—Multiply Scalar Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1	1111 0010:00001111:01011001:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:00001111:01011001: mod xmmreg r/m
ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 0110: mod xmmreg r/m

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

Instruction and Format	Encoding
SHUFPD—Shuffle Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8
SQRTPD—Compute Square Roots of Packed Double- Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 0001: mod xmmreg r/m
SQRTSD—Compute Square Root of Scalar Double- Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 0001: mod xmmreg r/m
SUBPD—Subtract Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1100: mod xmmreg r/m
SUBSD—Subtract Scalar Double-Precision Floating- Point Values	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1100: mod xmmreg r/m
UCOMISD—Unordered Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0010 1110: mod xmmreg r/m
UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0001 0101: mod xmmreg r/m
UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0001 0100: mod xmmreg r/m
XORPD—Bitwise Logical OR of Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 0111: mod xmmreg r/m

Table B-27. Formats and Encodings of SSE2 Integer Instructions

Instruction and Format	Encodings of SSE2 Integer Instructions  Encoding
MOVD—Move Doubleword	-
reg to xmmreg	0110 0110:0000 1111:0110 1110: 11 xmmreg reg
reg from xmmreg	0110 0110:0000 1111:0111 1110: 11 xmmreg reg
mem to xmmreg	0110 0110:0000 1111:0110 1110: mod xmmreg r/m
mem from xmmreg	0110 0110:0000 1111:0111 1110: mod xmmreg r/m
MOVDQA—Move Aligned Double Quadword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1111:11 xmmreg1 xmmreg2
xmmreg2 from xmmreg1	0110 0110:0000 1111:0111 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1111: mod xmmreg r/m
mem from xmmreg	0110 0110:0000 1111:0111 1111: mod xmmreg r/m
MOVDQU—Move Unaligned Double Quadword	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0110 1111:11 xmmreg1 xmmreg2
xmmreg2 from xmmreg1	1111 0011:0000 1111:0111 1111:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0110 1111: mod xmmreg r/m
mem from xmmreg	1111 0011:0000 1111:0111 1111: mod xmmreg r/m
MOVQ2DQ—Move Quadword from MMX to XMM Register	
mmreg to xmmreg	1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2
MOVDQ2Q—Move Quadword from XMM to MMX Register	
xmmreg to mmreg	1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2
MOVQ—Move Quadword	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0111 1110: 11 xmmreg1 xmmreg2
xmmreg2 from xmmreg1	0110 0110:0000 1111:1101 0110: 11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0111 1110: mod xmmreg r/m
mem from xmmreg	0110 0110:0000 1111:1101 0110: mod xmmreg r/m
PACKSSDW <sup>1</sup> —Pack Dword To Word Data (signed with saturation)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1011: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:0110 1011: mod xmmreg r/m
PACKSSWB—Pack Word To Byte Data (signed with saturation)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0011: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:0110 0011: mod xmmreg r/m
PACKUSWB—Pack Word To Byte Data (unsigned with saturation)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:0110 0111: mod xmmreg r/m
PADDQ—Add Packed Quadword Integers	
mmreg2 to mmreg1	0000 1111:1101 0100:11 mmreg1 mmreg2

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encodings of SSE2 Integer Instructions (Contd.)  Encoding
	3
mem to mmreg	0000 1111:1101 0100: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1101 0100: mod xmmreg r/m
PADD—Add With Wrap-around	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1111 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1111 11gg: mod xmmreg r/m
PADDS—Add Signed With Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1110 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1110 11gg: mod xmmreg r/m
PADDUS—Add Unsigned With Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1101 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1101 11gg: mod xmmreg r/m
PAND—Bitwise And	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1011: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 1011: mod xmmreg r/m
PANDN—Bitwise AndNot	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 1111: mod xmmreg r/m
PAVGB—Average Packed Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11100000 mod xmmreg r/m
PAVGW—Average Packed Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 0011 mod xmmreg r/m
PCMPEQ—Packed Compare For Equality	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0111 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0111 01gg: mod xmmreg r/m
PCMPGT—Packed Compare Greater (signed)	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0110 01gg: mod xmmreg r/m
PEXTRW—Extract Word	
xmmreg to reg32, imm8	0110 0110:0000 1111:1100 0101:11 r32 xmmreg: imm8
PINSRW—Insert Word	
reg32 to xmmreg, imm8	0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8
m16 to xmmreg, imm8	0110 0110:0000 1111:1100 0100: mod xmmreg r/m: imm8
PMADDWD—Packed Multiply Add	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1111 0101: mod xmmreg r/m

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encoding
PMAXSW—Maximum of Packed Signed Word Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1110:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11101110: mod xmmreg r/m
PMAXUB—Maximum of Packed Unsigned Byte Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1101 1110: mod xmmreg r/m
PMINSW—Minimum of Packed Signed Word Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 1010: mod xmmreg r/m
PMINUB—Minimum of Packed Unsigned Byte Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1101 1010 mod xmmreg r/m
PMOVMSKB—Move Byte Mask To Integer	
xmmreg to reg32	0110 0110:0000 1111:1101 0111:11 r32 xmmreg
PMULHUW—Packed multiplication, store high word (unsigned)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0100: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 0100: mod xmmreg r/m
PMULHW—Packed Multiplication, store high word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 0101: mod xmmreg r/m
PMULLW—Packed Multiplication, store low word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 0101: mod xmmreg r/m
PMULUDQ—Multiply Packed Unsigned Doubleword Integers	
mmreg2 to mmreg1	0000 1111:1111 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 0100: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:00001111:1111 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:00001111:1111 0100: mod xmmreg r/m
POR—Bitwise Or	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1011: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 1011: mod xmmreg r/m
PSADBW—Compute Sum of Absolute Differences	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1111 0110: mod xmmreg r/m
PSHUFLW—Shuffle Packed Low Words	

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

	encodings of SSE2 Integer Instructions (Contd.)
Instruction and Format	Encoding
xmmreg2 to xmmreg1, imm8	1111 0010:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8
PSHUFHW—Shuffle Packed High Words	
xmmreg2 to xmmreg1, imm8	1111 0011:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	1111 0011:0000 1111:0111 0000: mod xmmreg r/m: imm8
PSHUFD—Shuffle Packed Doublewords	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0111 0000: mod xmmreg r/m: imm8
PSLLDQ—Shift Double Quadword Left Logical	
xmmreg, imm8	0110 0110:0000 1111:0111 0011:11 111 xmmreg: imm8
PSLL—Packed Shift Left Logical	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1111 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1111 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 110 xmmreg: imm8
PSRA—Packed Shift Right Arithmetic	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1110 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1110 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 100 xmmreg: imm8
PSRLDQ—Shift Double Quadword Right Logical	
xmmreg, imm8	0110 0110:00001111:01110011:11 011 xmmreg: imm8
PSRL—Packed Shift Right Logical	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1101 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1101 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 010 xmmreg: imm8
PSUBQ—Subtract Packed Quadword Integers	
mmreg2 to mmreg1	0000 1111:11111 011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 1011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1111 1011: mod xmmreg r/m
PSUB—Subtract With Wrap-around	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1111 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1111 10gg: mod xmmreg r/m
PSUBS—Subtract Signed With Saturation	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1110 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1110 10gg: mod xmmreg r/m
PSUBUS—Subtract Unsigned With Saturation	
xmmreg2 from xmmreg1	0000 1111:1101 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0000 1111:1101 10gg: mod xmmreg r/m

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encoding
PUNPCKH—Unpack High Data To Next Larger Type	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 10gg:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 10gg: mod xmmreg r/m
PUNPCKHQDQ—Unpack High Data	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1101: mod xmmreg r/m
PUNPCKL—Unpack Low Data To Next Larger Type	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 00gg: mod xmmreg r/m
PUNPCKLQDQ—Unpack Low Data	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1100: mod xmmreg r/m
PXOR—Bitwise Xor	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 1111: mod xmmreg r/m

Table B-28. Format and Encoding of SSE2 Cacheability Instructions

Instruction and Format	Encoding
MASKMOVDQU—Store Selected Bytes of Double Quadword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2
CLFLUSH—Flush Cache Line	
mem	0000 1111:1010 1110: mod 111 r/m
MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint	
xmmreg to mem	0110 0110:0000 1111:0010 1011: mod xmmreg r/m
MOVNTDQ—Store Double Quadword Using Non- Temporal Hint	
xmmreg to mem	0110 0110:0000 1111:1110 0111: mod xmmreg r/m
MOVNTI—Store Doubleword Using Non-Temporal Hint	
reg to mem	0000 1111:1100 0011: mod reg r/m
PAUSE—Spin Loop Hint	1111 0011:1001 0000
LFENCE—Load Fence	0000 1111:1010 1110: 11 101 000
MFENCE—Memory Fence	0000 1111:1010 1110: 11 110 000

# B.10 SSE3 FORMATS AND ENCODINGS TABLE

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.13.

Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions

Instruction and Format	Encoding
ADDSUBPD—Add /Sub packed DP FP numbers from XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:11010000:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11010000: mod xmmreg r/m
ADDSUBPS—Add /Sub packed SP FP numbers from XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:11010000:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:11010000: mod xmmreg r/m
HADDPD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:01111100:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:01111100: mod xmmreg r/m
HADDPS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:01111100:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:01111100: mod xmmreg r/m
HSUBPD—Sub horizontally packed DP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:01111101:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:01111101: mod xmmreg r/m
HSUBPS—Sub horizontally packed SP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:01111101:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:01111101: mod xmmreg r/m

Table B-30. Formats and Encodings for SSE3 Event Management Instructions

Instruction and Format	Encoding
MONITOR—Set up a linear address range to be monitored by hardware	
eax, ecx, edx	0000 1111 : 0000 0001:11 001 000
MWAIT—Wait until write-back store performed within the range specified by the instruction MONITOR	
eax, ecx	0000 1111 : 0000 0001:11 001 001

Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions

Instruction and Format	Encoding
FISTTP—Store ST in int16 (chop) and pop	
m16int	11011 111 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int32 (chop) and pop	
m32int	11011 011 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int64 (chop) and pop	
m64int	11011 101 : mod <sup>A</sup> 001 r/m
LDDQU—Load unaligned integer 128-bit	
xmm, m128	11110010:00001111:11110000: mod <sup>A</sup> xmmreg r/m
MOVDDUP—Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate	
xmmreg2 to xmmreg1	11110010:00001111:00010010:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:00010010: mod xmmreg r/m
MOVSHDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate high	
xmmreg2 to xmmreg1	11110011:00001111:00010110:11 xmmreg1 xmmreg2
mem to xmmreg	11110011:00001111:00010110: mod xmmreg r/m
MOVSLDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate low	
xmmreg2 to xmmreg1	11110011:00001111:00010010:11 xmmreg1 xmmreg2
mem to xmmreg	11110011:00001111:00010010: mod xmmreg r/m

# B.11 SSSE3 FORMATS AND ENCODING TABLE

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix (66H) as part of the three-byte opcode. These prefixes are included in the table below.

Table B-32. Formats and Encodings for SSSE3 Instructions

Instruction and Format	Encoding
PABSB—Packed Absolute Value Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1100: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1100: mod xmmreg r/m
PABSD—Packed Absolute Value Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1110: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1110: mod xmmreg r/m
PABSW—Packed Absolute Value Words	

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1101:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1101: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1101: mod xmmreg r/m
PALIGNR—Packed Align Right	
mmreg2 to mmreg1, imm8	0000 1111:0011 1010: 0000 1111:11 mmreg1 mmreg2: imm8
mem to mmreg, imm8	0000 1111:0011 1010: 0000 1111: mod mmreg r/m: imm8
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1111:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1111: mod xmmreg r/m: imm8
PHADDD—Packed Horizontal Add Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0010: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0010: mod xmmreg r/m
PHADDSW—Packed Horizontal Add and Saturate	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0011: mod xmmreg r/m
PHADDW—Packed Horizontal Add Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0001:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0001: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0001: mod xmmreg r/m
PHSUBD—Packed Horizontal Subtract Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0110: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0110: mod xmmreg r/m
PHSUBSW—Packed Horizontal Subtract and Saturate	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0111:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0111: mod mmreg r/m
<u>-</u>	<u> </u>

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0111: mod xmmreg r/m
PHSUBW—Packed Horizontal Subtract Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0101:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0101: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0101: mod xmmreg r/m
PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0100: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0100: mod xmmreg r/m
PMULHRSW—Packed Multiply HIgn with Round and Scale	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1011: mod xmmreg r/m
PSHUFB—Packed Shuffle Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0000: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0000: mod xmmreg r/m
PSIGNB—Packed Sign Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1000: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1000: mod xmmreg r/m
PSIGND—Packed Sign Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1010: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1010: mod xmmreg r/m
PSIGNW—Packed Sign Words	

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1001:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1001: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1001: mod xmmreg r/m

# B.12 AESNI AND PCLMULQDQ INSTRUCTION FORMATS AND ENCODINGS

Table B-33 shows the formats and encodings for AESNI and PCLMULQDQ instructions.

Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions

Instruction and Format	Encoding
AESDEC—Perform One Round of an AES Decryption Flow	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1110: mod xmmreg r/m
AESDECLAST—Perform Last Round of an AES Decryption Flow	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1111: mod xmmreg r/m
AESENC—Perform One Round of an AES Encryption Flow	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1100: mod xmmreg r/m
AESENCLAST—Perform Last Round of an AES Encryption Flow	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1101: mod xmmreg r/m
AESIMC—Perform the AES InvMixColumn Transformation	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1011: mod xmmreg r/m
AESKEYGENASSIST—AES Round Key Generation Assist	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010:1101 1111:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010:1101 1111: mod xmmreg r/m: imm8
PCLMULQDQ—Carry-Less Multiplication Quadword	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010:0100 0100:11 xmmreg1 xmmreg2: imm8

Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions

Instruction and Format	Encoding
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010:0100 0100: mod xmmreg r/m: imm8

# **B.13** SPECIAL ENCODINGS FOR 64-BIT MODE

The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

Table B-34. Special Case Instructions Promoted Using REX.W

Instruction and Format	Encoding
CMOVcc—Conditional Move	
register2 to register1	0100 0R0B 0000 1111: 0100 tttn: 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 0000 1111: 0100 tttn : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB 0000 1111 : 0100 tttn : mod reg r/m
memory64 to qwordregister	0100 1RXB 0000 1111 : 0100 tttn : mod qwordreg r/m
CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0010:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1101:11 r64 xmmreg
mem64 to r32	0100 0R0XB 1111 0010:0000 1111:0010 1101: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1101: mod r64 r/m
CVTSI2SS—Convert Doubleword Integer to Scalar Single- Precision Floating-Point Value	
r32 to xmmreg1	0100 0R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
mem64 to xmmreg	0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
CVTSI2SD—Convert Doubleword Integer to Scalar Double- Precision Floating-Point Value	
r32 to xmmreg1	0100 0R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0010:0000 1111:00101 010: mod xmmreg r/m

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
mem64 to xmmreg	0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m
CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1101:11 r64 xmmreg
mem to r32	0100 0RXB 11110011:00001111:00101101: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1101: mod r64 r/m
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 11110010:00001111:00101100:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1100:11 r64 xmmreg
mem64 to r32	0100 0RXB 1111 0010:0000 1111:0010 1100: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m
CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1100:11 r64 xmmreg1
mem to r32	0100 0RXB 1111 0011:0000 1111:0010 1100: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1100: mod r64 r/m
MOVD/MOVQ—Move doubleword	
reg to mmxreg	0100 0R0B 0000 1111:0110 1110: 11 mmxreg reg
qwordreg to mmxreg	0100 1R0B 0000 1111:0110 1110: 11 mmxreg qwordreg
reg from mmxreg	0100 0R0B 0000 1111:0111 1110: 11 mmxreg reg
qwordreg from mmxreg	0100 1R0B 0000 1111:0111 1110: 11 mmxreg qwordreg
mem to mmxreg	0100 0RXB 0000 1111:0110 1110: mod mmxreg r/m
mem64 to mmxreg	0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m
mem from mmxreg	0100 ORXB 0000 1111:0111 1110: mod mmxreg r/m
mem64 from mmxreg	0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m
mmxreg with memory	0100 0RXB 0000 1111:0110 01gg: mod mmxreg r/m
MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask	
xmmreg to r32	0100 0R0B 0000 1111:0101 0000:11 r32 xmmreg
xmmreg to r64	0100 1R0B 00001111:01010000:11 r64 xmmreg
PEXTRW—Extract Word	
mmreg to reg32, imm8	0100 0R0B 0000 1111:1100 0101:11 r32 mmreg: imm8

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
mmreg to reg64, imm8	0100 1R0B 0000 1111:1100 0101:11 r64 mmreg: imm8
xmmreg to reg32, imm8	0100 0R0B 0110 0110 0000 1111:1100 0101:11 r32 xmmreg: imm8
xmmreg to reg64, imm8	0100 1R0B 0110 0110 0000 1111:1100 0101:11 r64 xmmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100:11 mmreg r32: imm8
reg64 to mmreg, imm8	0100 1R0B 0000 1111:1100 0100:11 mmreg r64: imm8
m16 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100 mod mmreg r/m: imm8
m16 to mmreg, imm8	0100 1RXB 0000 1111:11000100 mod mmreg r/m: imm8
reg32 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r32: imm8
reg64 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r64: imm8
m16 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
m16 to xmmreg, imm8	0100 1RXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
PMOVMSKB—Move Byte Mask To Integer	
mmreg to reg32	0100 0RXB 0000 1111:1101 0111:11 r32 mmreg
mmreg to reg64	0100 1R0B 0000 1111:1101 0111:11 r64 mmreg
xmmreg to reg32	0100 ORXB 0110 0110 0000 1111:1101 0111:11 r32 mmreg
xmmreg to reg64	0110 0110 0000 1111:1101 0111:11 r64 xmmreg

# B.14 SSE4.1 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.1 formats and encodings. Some SSE4.1 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables.

In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-35. Encodings of SSE4.1 instructions

Instruction and Format	Encoding
BLENDPD — Blend Packed Double-Precision Floats	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1010: 0000 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1101: mod xmmreg r/m
BLENDPS — Blend Packed Single-Precision Floats	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1010: 0000 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1100: mod xmmreg r/m
BLENDVPD — Variable Blend Packed Double-Precision Floats	

Table B-35. Encodings of SSE4.1 instructions

Table 8-35. Encodin	gs of SSE4.1 instructions
Instruction and Format	Encoding
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0101:11 xmmreg1 xmmreg2
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0101: mod xmmreg r/m
BLENDVPS — Variable Blend Packed Single-Precision Floats	
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0100:11 xmmreg1 xmmreg2
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0100: mod xmmreg r/m
DPPD — Packed Double-Precision Dot Products	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0001:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0001: mod xmmreg r/m: imm8
DPPS — Packed Single-Precision Dot Products	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0000: mod xmmreg r/m: imm8
EXTRACTPS — Extract From Packed Single-Precision Floats	
reg from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0111:11 xmmreg reg: imm8
mem from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0111: mod xmmreg r/m: imm8
INSERTPS — Insert Into Packed Single-Precision Floats	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0010 0001:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0001: mod xmmreg r/m: imm8
MOVNTDQA — Load Double Quadword Non-temporal Aligned	
m128 to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1010:11 r/m xmmreg2
MPSADBW — Multiple Packed Sums of Absolute Difference	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0010: mod xmmreg r/m: imm8
PACKUSDW — Pack with Unsigned Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1011: mod xmmreg r/m
PBLENDVB — Variable Blend Packed Bytes	
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0000:11 xmmreg1 xmmreg2
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0000: mod xmmreg r/m
·	·

Table B-35. Encodings of SSE4.1 instructions

Instruction and Format	Encoding
PBLENDW — Blend Packed Words	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0001 1110:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1110: mod xmmreg r/m: imm8
PCMPEQQ — Compare Packed Qword Data of Equal	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1001: mod xmmreg r/m
PEXTRB — Extract Byte	
reg from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0100:11 xmmreg reg: imm8
xmmreg to mem, imm8	0110 0110:0000 1111:0011 1010: 0001 0100: mod xmmreg r/m: imm8
PEXTRD — Extract DWord	
reg from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8
xmmreg to mem, imm8	0110 0110:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8
PEXTRQ — Extract QWord	
r64 from xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8
m64 from xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8
PEXTRW — Extract Word	
reg from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0101:11 reg xmmreg: imm8
mem from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0101: mod xmmreg r/m: imm8
PHMINPOSUW — Packed Horizontal Word Minimum	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0100 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0100 0001: mod xmmreg r/m
PINSRB — Extract Byte	
reg to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0000:11 xmmreg reg: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0000: mod xmmreg r/m: imm8
PINSRD — Extract DWord	
reg to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8

Table B-35. Encodings of SSE4.1 instructions

Table b-33. Clicodii	gs of 55E4.1 instructions
Instruction and Format	Encoding
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8
PINSRQ — Extract QWord	
r64 to xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8
m64 to xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8
PMAXSB — Maximum of Packed Signed Byte Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1100: mod xmmreg r/m
PMAXSD — Maximum of Packed Signed Dword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1101: mod xmmreg r/m
PMAXUD — Maximum of Packed Unsigned Dword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1111: mod xmmreg r/m
PMAXUW — Maximum of Packed Unsigned Word Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1110: mod xmmreg r/m
PMINSB — Minimum of Packed Signed Byte Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1000: mod xmmreg r/m
PMINSD — Minimum of Packed Signed Dword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1001: mod xmmreg r/m
PMINUD — Minimum of Packed Unsigned Dword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1011: mod xmmreg r/m
PMINUW — Minimum of Packed Unsigned Word Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1010: mod xmmreg r/m
PMOVSXBD — Packed Move Sign Extend - Byte to Dword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0001:11 xmmreg1 xmmreg2

Table B-35. Encodings of SSE4.1 instructions

	ys of 33c4.1 illistractions
Instruction and Format	Encoding
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0001: mod xmmreg r/m
PMOVSXBQ — Packed Move Sign Extend - Byte to Qword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0010: mod xmmreg r/m
PMOVSXBW — Packed Move Sign Extend - Byte to Word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0000: mod xmmreg r/m
PMOVSXWD — Packed Move Sign Extend - Word to Dword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0011: mod xmmreg r/m
PMOVSXWQ — Packed Move Sign Extend - Word to Qword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0100: mod xmmreg r/m
PMOVSXDQ — Packed Move Sign Extend - Dword to Qword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0101: mod xmmreg r/m
PMOVZXBD — Packed Move Zero Extend - Byte to Dword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0001: mod xmmreg r/m
PMOVZXBQ — Packed Move Zero Extend - Byte to Qword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0010: mod xmmreg r/m
PMOVZXBW — Packed Move Zero Extend - Byte to Word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0000: mod xmmreg r/m
PMOVZXWD — Packed Move Zero Extend - Word to Dword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0011: mod xmmreg r/m
PMOVZXWQ — Packed Move Zero Extend - Word to Qword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0100: mod xmmreg r/m
PMOVZXDQ — Packed Move Zero Extend - Dword to Qword	

Table B-35. Encodings of SSE4.1 instructions

Table B-55. Citcodings of 55C4.1 illistructions	
Instruction and Format	Encoding
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0101: mod xmmreg r/m
PMULDQ — Multiply Packed Signed Dword Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1000: mod xmmreg r/m
PMULLD — Multiply Packed Signed Dword Integers, Store low Result	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0100 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0100 0000: mod xmmreg r/m
PTEST — Logical Compare	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 0111: mod xmmreg r/m
ROUNDPD — Round Packed Double-Precision Values	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1001:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1001: mod xmmreg r/m: imm8
ROUNDPS — Round Packed Single-Precision Values	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1000: mod xmmreg r/m: imm8
ROUNDSD — Round Scalar Double-Precision Value	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1011:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1011: mod xmmreg r/m: imm8
ROUNDSS — Round Scalar Single-Precision Value	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1010: mod xmmreg r/m: imm8

# B.15 SSE4.2 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.2 formats and encodings. Some SSE4.2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables. In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-36. Encodings of SSE4.2 instructions

Instruction and Format	Encoding
CRC32 — Accumulate CRC32	
reg2 to reg1	1111 0010:0000 1111:0011 1000: 1111 000w :11 reg1 reg2
mem to reg	1111 0010:0000 1111:0011 1000: 1111 000w : mod reg r/m
bytereg2 to reg1	1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 :11 reg1 bytereg2
m8 to reg	1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 : mod reg r/m
qwreg2 to qwreg1	1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 :11 qwreg1 qwreg2
mem64 to qwreg	1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 : mod qwreg r/m
PCMPESTRI— Packed Compare Explicit-Length Strings To Index	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0001:11 xmmreg1 xmmreg2: imm8
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0001: mod xmmreg r/m
PCMPESTRM— Packed Compare Explicit-Length Strings To Mask	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0000: mod xmmreg r/m
PCMPISTRI— Packed Compare Implicit-Length String To Index	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0011:11 xmmreg1 xmmreg2: imm8
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0011: mod xmmreg r/m
PCMPISTRM— Packed Compare Implicit-Length Strings To Mask	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0010: mod xmmreg r/m
PCMPGTQ— Packed Compare Greater Than	
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0111: mod xmmreg r/m
POPCNT— Return Number of Bits Set to 1	
reg2 to reg1	1111 0011:0000 1111:1011 1000:11 reg1 reg2
mem to reg1	1111 0011:0000 1111:1011 1000:mod reg1 r/m
qwreg2 to qwreg1	1111 0011:0100 1R0B:0000 1111:1011 1000:11 reg1 reg2

## B.16 AVX FORMATS AND ENCODING TABLE

The tables in this section provide AVX formats and encodings. A mixed form of bit/hex/symbolic forms are used to express the various bytes:

The C4/C5 and opcode bytes are expressed in hex notation; the first and second payload byte of VEX, the modR/M byte is expressed in combination of bit/symbolic form. The first payload byte of C4 is expressed as combination of bits and hex form, with the hex value preceded by an underscore. The VEX bit field to encode upper register 8-15 uses 1's complement form, each of those bit field is expressed as lower case notation rxb, instead of RXB.

The hybrid bit-nibble-byte form is depicted below:




Figure B-2. Hybrid Notation of VEX-Encoded Key Instruction Bytes

Table B-37. Encodings of AVX instructions

Instruction and Format	Encoding
VBLENDPD — Blend Packed Double-Precision Floats	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0D:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0D:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:0D:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:0D:mod ymmreg1 r/m: imm
VBLENDPS — Blend Packed Single-Precision Floats	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0C:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0C:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:0C:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:0C:mod ymmreg1 r/m: imm
VBLENDVPD — Variable Blend Packed Double-Precision Floats	
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4B:11 xmmreg1 xmmreg3: xmmreg4
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4B:mod xmmreg1 r/m: xmmreg4
ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4B:11 ymmreg1 ymmreg3: ymmreg4
ymmreg2 with mem to ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4B:mod ymmreg1 r/m: ymmreg4
VBLENDVPS — Variable Blend Packed Single-Precision Floats	

Instruction and Format	Encoding
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4A:11 xmmreg1 xmmreg3: xmmreg4
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4A:mod xmmreg1 r/m: xmmreg4
ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4A:11 ymmreg1 ymmreg3: ymmreg4
ymmreg2 with mem to ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4A:mod ymmreg1 r/m: ymmreg4
VDPPD — Packed Double-Precision Dot Products	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:41:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:41:mod xmmreg1 r/m: imm
VDPPS — Packed Single-Precision Dot Products	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:40:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:40:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:40:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:40:mod ymmreg1 r/m: imm
VEXTRACTPS — Extract From Packed Single-Precision Floats	
reg from xmmreg1 using imm	C4: rxb0_3: w_F 001:17:11 xmmreg1 reg: imm
mem from xmmreg1 using imm	C4: rxb0_3: w_F 001:17:mod xmmreg1 r/m: imm
VINSERTPS — Insert Into Packed Single-Precision Floats	
use imm to merge xmmreg3 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:21:11 xmmreg1 xmmreg3: imm
use imm to merge mem with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:21:mod xmmreg1 r/m: imm
VMOVNTDQA — Load Double Quadword Non-temporal Aligned	
m128 to xmmreg1	C4: rxb0_2: w_F 001:2A:11 xmmreg1 r/m
VMPSADBW — Multiple Packed Sums of Absolute Difference	
xmmreg3 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:42:11 xmmreg1 xmmreg3: imm
m128 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:42:mod xmmreg1 r/m: imm
VPACKUSDW — Pack with Unsigned Saturation	
xmmreg3 and xmmreg2 to xmmreg1	C4: rxb0_2: w xmmreg2 001:2B:11 xmmreg1 xmmreg3: imm
m128 and xmmreg2 to xmmreg1	C4: rxb0_2: w xmmreg2 001:2B:mod xmmreg1 r/m: imm
VPBLENDVB — Variable Blend Packed Bytes	
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: w xmmreg2 001:4C:11 xmmreg1 xmmreg3: xmmreg4
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: w xmmreg2 001:4C:mod xmmreg1 r/m: xmmreg4
VPBLENDW — Blend Packed Words	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0E:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0E:mod xmmreg1 r/m: imm
VPCMPEQQ — Compare Packed Qword Data of Equal	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:29:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:29:mod xmmreg1 r/m:

Instruction and Format	Encoding
VPEXTRB — Extract Byte	
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:14:11 xmmreg1 reg: imm
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:14:mod xmmreg1 r/m: imm
VPEXTRD — Extract DWord	
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:16:11 xmmreg1 reg: imm
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:16:mod xmmreg1 r/m: imm
VPEXTRQ — Extract QWord	
reg from xmmreg1 using imm	C4: rxb0_3: 1_F 001:16:11 xmmreg1 reg: imm
mem from xmmreg1 using imm	C4: rxb0_3: 1_F 001:16:mod xmmreg1 r/m: imm
VPEXTRW — Extract Word	
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:15:11 xmmreg1 reg: imm
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:15:mod xmmreg1 r/m: imm
VPHMINPOSUW — Packed Horizontal Word Minimum	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:41:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:41:mod xmmreg1 r/m
VPINSRB — Insert Byte	
reg with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:20:11 xmmreg1 reg: imm
mem with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:20:mod xmmreg1 r/m: imm
VPINSRD — Insert DWord	
reg with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:22:11 xmmreg1 reg: imm
mem with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:22:mod xmmreg1 r/m: imm
VPINSRQ — Insert QWord	
r64 with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 1 xmmreg2 001:22:11 xmmreg1 reg: imm
m64 with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 1 xmmreg2 001:22:mod xmmreg1 r/m: imm
VPMAXSB — Maximum of Packed Signed Byte Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3C:mod xmmreg1 r/m
VPMAXSD — Maximum of Packed Signed Dword Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3D:mod xmmreg1 r/m
${\sf VPMAXUD-Maximum\ of\ Packed\ Unsigned\ Dword\ Integers}$	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3F:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3F:mod xmmreg1 r/m
VPMAXUW — Maximum of Packed Unsigned Word Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3E:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3E:mod xmmreg1 r/m
VPMINSB — Minimum of Packed Signed Byte Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:38:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:38:mod xmmreg1 r/m

Instruction and Format	Encoding
VPMINSD — Minimum of Packed Signed Dword Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:39:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:39:mod xmmreg1 r/m
VPMINUD — Minimum of Packed Unsigned Dword Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3B:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3B:mod xmmreg1 r/m
VPMINUW — Minimum of Packed Unsigned Word Integers	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3A:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3A:mod xmmreg1 r/m
VPMOVSXBD — Packed Move Sign Extend - Byte to Dword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:21:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:21:mod xmmreg1 r/m
VPMOVSXBQ — Packed Move Sign Extend - Byte to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:22:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:22:mod xmmreg1 r/m
VPMOVSXBW — Packed Move Sign Extend - Byte to Word	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:20:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:20:mod xmmreg1 r/m
VPMOVSXWD — Packed Move Sign Extend - Word to Dword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:23:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:23:mod xmmreg1 r/m
VPMOVSXWQ — Packed Move Sign Extend - Word to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:24:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:24:mod xmmreg1 r/m
VPMOVSXDQ — Packed Move Sign Extend - Dword to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:25:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:25:mod xmmreg1 r/m
VPMOVZXBD — Packed Move Zero Extend - Byte to Dword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:31:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:31:mod xmmreg1 r/m
VPMOVZXBQ — Packed Move Zero Extend - Byte to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:32:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:32:mod xmmreg1 r/m
VPMOVZXBW — Packed Move Zero Extend - Byte to Word	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:30:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:30:mod xmmreg1 r/m
VPMOVZXWD — Packed Move Zero Extend - Word to Dword	

Instruction and Format	Encoding
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:33:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:33:mod xmmreg1 r/m
VPMOVZXWQ — Packed Move Zero Extend - Word to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:34:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:34:mod xmmreg1 r/m
VPMOVZXDQ — Packed Move Zero Extend - Dword to Qword	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:35:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:35:mod xmmreg1 r/m
VPMULDQ — Multiply Packed Signed Dword Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m
VPMULLD — Multiply Packed Signed Dword Integers, Store low Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:40:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:40:mod xmmreg1 r/m
VPTEST — Logical Compare	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:17:11 xmmreg1 xmmreg2
mem to xmmreg	C4: rxb0_2: w_F 001:17:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_2: w_F 101:17:11 ymmreg1 ymmreg2
mem to ymmreg	C4: rxb0_2: w_F 101:17:mod ymmreg1 r/m
VROUNDPD — Round Packed Double- Precision Values	
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:09:11 xmmreg1 xmmreg2: imm
mem to xmmreg1, imm8	C4: rxb0_3: w_F 001:09:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1, imm8	C4: rxb0_3: w_F 101:09:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm8	C4: rxb0_3: w_F 101:09:mod ymmreg1 r/m: imm
VROUNDPS — Round Packed Single-Precision Values	
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:08:11 xmmreg1 xmmreg2: imm
mem to xmmreg1, imm8	C4: rxb0_3: w_F 001:08:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1, imm8	C4: rxb0_3: w_F 101:08:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm8	C4: rxb0_3: w_F 101:08:mod ymmreg1 r/m: imm
VROUNDSD — Round Scalar Double- Precision Value	
xmmreg2 and xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0B:11 xmmreg1 xmmreg3: imm
xmmreg2 and mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0B:mod xmmreg1 r/m: imm
VROUNDSS — Round Scalar Single- Precision Value	
xmmreg2 and xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0A:11 xmmreg1 xmmreg3: imm
xmmreg2 and mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0A:mod xmmreg1 r/m: imm

Instruction and Format	Encoding
VPCMPESTRI — Packed Compare Explicit Length Strings, Return Index	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:61:11 xmmreg1 xmmreg2: imm
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:61:mod xmmreg1 r/m: imm
VPCMPESTRM — Packed Compare Explicit Length Strings, Return Mask	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:60:11 xmmreg1 xmmreg2: imm
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:60:mod xmmreg1 r/m: imm
VPCMPGTQ — Compare Packed Data for Greater Than	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m
VPCMPISTRI — Packed Compare Implicit Length Strings, Return Index	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:63:11 xmmreg1 xmmreg2: imm
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:63:mod xmmreg1 r/m: imm
VPCMPISTRM — Packed Compare Implicit Length Strings, Return Mask	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:62:11 xmmreg1 xmmreg2: imm
mem with xmmreg, imm8	C4: rxb0_3: w_F 001:62:mod xmmreg1 r/m: imm
${\it VAESDEC-Perform\ One\ Round\ of\ an\ AES\ Decryption\ Flow}$	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DE:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DE:mod xmmreg1 r/m
$\label{eq:VAESDECLAST} \textbf{VAESDECLAST} - \textbf{Perform Last Round of an AES Decryption} \\ \textbf{Flow}$	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DF:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DF:mod xmmreg1 r/m
$\label{eq:VAESENC-Perform One Round of an AES Encryption Flow} \label{eq:VAESENC-Perform One Round of an AES Encryption Flow}$	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DC:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DC:mod xmmreg1 r/m
$\label{eq:VAESENCLAST} \textbf{VAESENCLAST} - \textbf{Perform Last Round of an AES Encryption} \\ \textbf{Flow}$	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DD:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DD:mod xmmreg1 r/m
${\it VAESIMC-Perform\ the\ AES\ InvMixColumn\ Transformation}$	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:DB:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:DB:mod xmmreg1 r/m
VAESKEYGENASSIST — AES Round Key Generation Assist	
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:DF:11 xmmreg1 xmmreg2: imm
mem to xmmreg, imm8	C4: rxb0_3: w_F 001:DF:mod xmmreg1 r/m: imm
VPABSB — Packed Absolute Value	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1C:11 xmmreg1 xmmreg2

Instruction and Format	Encoding
mem to xmmreg1	C4: rxb0_2: w_F 001:1C:mod xmmreg1 r/m
VPABSD — Packed Absolute Value	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1E:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:1E:mod xmmreg1 r/m
VPABSW — Packed Absolute Value	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1D:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_2: w_F 001:1D:mod xmmreg1 r/m
VPALIGNR — Packed Align Right	
xmmreg2 with xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:DD:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:DD:mod xmmreg1 r/m: imm
VPHADDD — Packed Horizontal Add	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:02:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:02:mod xmmreg1 r/m
VPHADDW — Packed Horizontal Add	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:01:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:01:mod xmmreg1 r/m
VPHADDSW — Packed Horizontal Add and Saturate	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:03:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:03:mod xmmreg1 r/m
VPHSUBD — Packed Horizontal Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:06:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:06:mod xmmreg1 r/m
VPHSUBW — Packed Horizontal Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:05:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:05:mod xmmreg1 r/m
VPHSUBSW — Packed Horizontal Subtract and Saturate	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:07:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:07:mod xmmreg1 r/m
VPMADDUBSW — Multiply and Add Packed Signed and Unsigned Bytes	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:04:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:04:mod xmmreg1 r/m
VPMULHRSW — Packed Multiply High with Round and Scale	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:0B:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:0B:mod xmmreg1 r/m
VPSHUFB — Packed Shuffle Bytes	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:00:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:00:mod xmmreg1 r/m
VPSIGNB — Packed SIGN	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:08:11 xmmreg1 xmmreg3

Instruction and Format	Encoding
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:08:mod xmmreg1 r/m
VPSIGND — Packed SIGN	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:0A:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:0A:mod xmmreg1 r/m
VPSIGNW — Packed SIGN	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:09:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:09:mod xmmreg1 r/m
VADDSUBPD — Packed Double-FP Add/Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D0:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D0:mod xmmreg1 r/m
xmmreglo2 <sup>1</sup> with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D0:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D0:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:D0:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:D0:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:D0:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:D0:mod ymmreg1 r/m
VADDSUBPS — Packed Single-FP Add/Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:D0:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:D0:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:D0:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:D0:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:D0:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:D0:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:D0:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:D0:mod ymmreg1 r/m
VHADDPD — Packed Double-FP Horizontal Add	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:7C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:7C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:7C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:7C:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:7C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:7C:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:7C:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:7C:mod ymmreg1 r/m
VHADDPS — Packed Single-FP Horizontal Add	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:7C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:7C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:7C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:7C:mod xmmreg1 r/m
	•

Instruction and Format	Encoding
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:7C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:7C:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:7C:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:7C:mod ymmreg1 r/m
VHSUBPD — Packed Double-FP Horizontal Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:7D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:7D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:7D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:7D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:7D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:7D:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:7D:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:7D:mod ymmreg1 r/m
VHSUBPS — Packed Single-FP Horizontal Subtract	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:7D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:7D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:7D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:7D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:7D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:7D:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:7D:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:7D:mod ymmreg1 r/m
VLDDQU — Load Unaligned Integer 128 Bits	
mem to xmmreg1	C4: rxb0_1: w_F 011:F0:mod xmmreg1 r/m
mem to xmmreg1	C5: r_F 011:F0:mod xmmreg1 r/m
mem to ymmreg1	C4: rxb0_1: w_F 111:F0:mod ymmreg1 r/m
mem to ymmreg1	C5: r_F 111:F0:mod ymmreg1 r/m
VMOVDDUP — Move One Double-FP and Duplicate	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 011:12:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 011:12:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 011:12:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 011:12:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 111:12:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 111:12:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_ F 111:12:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 111:12:mod ymmreg1 r/m
VMOVHLPS — Move Packed Single-Precision Floating-Point Values High to Low	
xmmreg2 and xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:12:11 xmmreg1 xmmreg3

Instruction and Format	Encoding
xmmreglo2 and xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:12:11 xmmreg1 xmmreglo3
VMOVSHDUP — Move Packed Single-FP High and Duplicate	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:16:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 010:16:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 010:16:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 010:16:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:16:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 110:16:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 110:16:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 110:16:mod ymmreg1 r/m
VMOVSLDUP — Move Packed Single-FP Low and Duplicate	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:12:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 010:12:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 010:12:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 010:12:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:12:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 110:12:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 110:12:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 110:12:mod ymmreg1 r/m
VADDPD — Add Packed Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:58:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:58:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:58:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:58:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:58:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:58:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:58:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:58:mod ymmreg1 r/m
VADDSD — Add Scalar Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:58:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:58:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:58:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5 r_xmmreglo2 011:58:mod xmmreg1 r/m
VANDPD — Bitwise Logical AND of Packed Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:54:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:54:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:54:11 xmmreg1 xmmreglo3

	Encoding
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:54:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:54:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:54:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:54:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:54:mod ymmreg1 r/m
VANDNPD — Bitwise Logical AND NOT of Packed Double- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:55:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:55:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:55:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:55:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:55:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:55:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:55:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:55:mod ymmreg1 r/m
VCMPPD — Compare Packed Double-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:C2:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:C2:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:C2:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:C2:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:C2:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:C2:mod ymmreg1 r/m: imm
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:C2:11 ymmreg1 ymmreglo3: imm
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:C2:mod ymmreg1 r/m: imm
VCMPSD — Compare Scalar Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:C2:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:C2:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:C2:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:C2:mod xmmreg1 r/m: imm
VCOMISD — Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:2F:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:2F:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:2F:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:2F:mod xmmreg1 r/m
VCVTDQ2PD— Convert Packed Dword Integers to Packed Double-Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:E6:11 xmmreg1 xmmreg2
ı	

Instruction and Format	Encoding
xmmreglo to xmmreg1	C5: r_F 010:E6:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 010:E6:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:E6:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 110:E6:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 110:E6:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 110:E6:mod ymmreg1 r/m
VCVTDQ2PS— Convert Packed Dword Integers to Packed Single-Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:5B:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:5B:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:5B:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:5B:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:5B:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:5B:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 100:5B:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:5B:mod ymmreg1 r/m
VCVTPD2DQ— Convert Packed Double-Precision FP Values to Packed Dword Integers	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 011:E6:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 011:E6:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 011:E6:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 011:E6:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 111:E6:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 111:E6:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 111:E6:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 111:E6:mod ymmreg1 r/m
VCVTPD2PS— Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:5A:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:5A:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:5A:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:5A:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:5A:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:5A:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:5A:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:5A:mod ymmreg1 r/m
VCVTPS2DQ— Convert Packed Single-Precision FP Values to Packed Dword Integers	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:5B:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:5B:mod xmmreg1 r/m

Instruction and Format	Encoding
xmmreglo to xmmreg1	C5: r_F 001:5B:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:5B:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:5B:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:5B:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:5B:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:5B:mod ymmreg1 r/m
VCVTPS2PD— Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:5A:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:5A:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:5A:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:5A:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:5A:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:5A:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 100:5A:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:5A:mod ymmreg1 r/m
VCVTSD2SI— Convert Scalar Double-Precision FP Value to Integer	
xmmreg1 to reg32	C4: rxb0_1: 0_F 011:2D:11 reg xmmreg1
mem to reg32	C4: rxb0_1: 0_F 011:2D:mod reg r/m
xmmreglo to reg32	C5: r_F 011:2D:11 reg xmmreglo
mem to reg32	C5: r_F 011:2D:mod reg r/m
ymmreg1 to reg64	C4: rxb0_1: 1_F 111:2D:11 reg ymmreg1
mem to reg64	C4: rxb0_1: 1_F 111:2D:mod reg r/m
VCVTSD2SS — Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5A:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5A:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5A:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5A:mod xmmreg1 r/m
VCVTSI2SD— Convert Dword Integer to Scalar Double- Precision FP Value	
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 011:2A:11 xmmreg1 reg
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 011:2A:mod xmmreg1 r/m
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 011:2A:11 xmmreg1 reglo
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:2A:mod xmmreg1 r/m
ymmreg2 with reg to ymmreg1	C4: rxb0_1: 1 ymmreg2 111:2A:11 ymmreg1 reg
ymmreg2 with mem to ymmreg1	C4: rxb0_1: 1 ymmreg2 111:2A:mod ymmreg1 r/m
VCVTSS2SD — Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5A:11 xmmreg1 xmmreg3

xmmreg2 with mem to xmmreg1         C4:rxb0_1: w xmmreg2 010:5A:mod xmmreg1 r/m           xmmreglo2 with xmmreglo3 to xmmreg1         C5: r_xmmreglo2 010:5A:11 xmmreg1 xmmreglo3           xmmreglo2 with mem to xmmreg1         C5: r_xmmreglo2 010:5A:mod xmmreg1 r/m           VCVTTPD2DQ— Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers         rxmcreg2 to xmmreg1 r/m           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 001:66:11 xmmreg1 xmmreg2           mem to xmmreg1         C5: r_F 001:66:11 xmmreg1 xmmreg1 r/m           xmmreg1 to xmmreg1         C5: r_F 001:66:11 xmmreg1 xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:66:11 ymmreg1 ymmreg2           mem to xmmreg1         C4: rxb0_1: w_F 101:66:mod ymmreg1 r/m           ymmreg0 to ymmreg1         C5: r_F 101:66:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 101:66:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 101:66:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         rxmreg1 to 10:58:11 xmmreg1 r/m           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 101:58:mod ymmreg1 r/m           ymmreg2 to xmmreg1         C5: r_F 010:58:11 xmmreg1 xmmreg2           mem to xmmreg1         C5: r_F 010:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:58:11 ymmreg1 ymmreg2           m	Instruction and Format	Encoding
xmmreglo2 with mem to xmmreg1  VCVTTPD2DQ— Convert with Truncation Packed Double- Precision FP Values to Packed Dword Integers  xmmreg2 to xmmreg1  xmmreg1 cx: xxb0_1: xx_F 001:E6:11 xmmreg1 xmmreg2  mem to xmmreg1  xmmreg1 cx: xxb0_1: xx_F 001:E6:mod xmmreg1 r/m  xmmreglo to xmmreg1  xmmreg1 cx: xxb0_1: xx_F 101:E6:11 xmmreg1 xmmreg2  mem to xmmreg1  xmmreg1 cx: xxb0_1: xx_F 101:E6:11 ymmreg1 ymmreg2  mem to ymmreg1  xmmreg1 cx: xxb0_1: xx_F 101:E6:mod ymmreg1 r/m  ymmreg1 to ymmreg1  xmmreg1 cx: xxb0_1: xx_F 101:E6:mod ymmreg1 r/m  ymmreg1 to ymmreg1  xmmreg2 to xmmreg1  xmmreg1 to xmmreg1  xmmreg1 to ymmreg1  xmmreg1 to reg32  xmmreg1 to reg32  xmmreg1 to reg32  xmmreg1 to reg64  C4: rxb0_1: xx_F 011:2C:11 reg xmmreg1  xmmreg1 to reg64  C4: rxb0_1: xx_F 011:2C:11 reg xmmreg1  xmmreg1 to reg32  xmmreg1 to reg32  xmmreg1 to reg64  C4: rxb0_1: xx_F 011:2C:11 reg xmmreg1	xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5A:mod xmmreg1 r/m
VCVTTPD2DQ— Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 001:E6:11 xmmreg1 xmmreg2           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 001:E6:mod xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 001:E6:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C5: r_F 001:E6:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:E6:mod ymmreg1 ymmreg2           mem to ymmreg1         C5: r_F 101:E6:11 ymmreg1 ymmreg0 ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 101:E6:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:58:mod xmmreg1 r/m           xmmreg1o to xmmreg1         C5: r_F 010:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C5: r_F 010:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:58:11 ymmreg2 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 110:58:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           ymmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C5: r_F 011:2C:11 reg xmmreg1	xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5A:11 xmmreg1 xmmreglo3
Precision FP Values to Packed Dword Integers  xmmreg2 to xmmreg1  c4: rxb0_1: w_F 001:E6:11 xmmreg1 xmmreg2  mem to xmmreg1  c5: r_F 001:E6:11 xmmreg1 xmmreg0  mem to xmmreg1  c5: r_F 001:E6:11 xmmreg1 xmmreg0  mem to xmmreg1  c5: r_F 001:E6:11 xmmreg1 xmmreg0  mem to xmmreg1  ymmreg2 to ymmreg1  c4: rxb0_1: w_F 101:E6:11 ymmreg1 ymmreg2  mem to ymmreg1  ymmreg1 to ymmreg1  ymmreg0 to ymmreg1  c5: r_F 101:E6:11 ymmreg1 ymmreg1 r/m  ymmreg1 to ymmreg1  C5: r_F 101:E6:11 ymmreg1 ymmreg0  C5: r_F 101:E6:mod ymmreg1 r/m  VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers  xmmreg2 to xmmreg1  c4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2  mem to xmmreg1  c5: r_F 010:58:11 xmmreg1 xmmreg1 r/m  xmmreg1o to xmmreg1  c5: r_F 010:58:11 xmmreg1 xmmreg1 r/m  ymmreg2 to ymmreg1  c5: r_F 010:58:11 ymmreg1 ymmreg2  mem to xmmreg1  c6: rxb0_1: w_F 110:58:11 ymmreg1 ymmreg2  mem to ymmreg1  c7: rxb0_1: w_F 110:58:11 ymmreg1 ymmreg2  mem to ymmreg1  c7: rxb0_1: w_F 110:58:11 ymmreg1 ymmreg2  mem to ymmreg1  c7: rxb0_1: w_F 110:58:11 ymmreg1 r/m  ymmreg1 to ymmreg1  c7: rxb0_1: w_F 110:58:mod ymmreg1 r/m  vmmreg1 to reg32  c7: rxb0_1: 0_F 011:2C:11 reg xmmreg1  xmmreg1 to reg32  c7: rxb0_1: 0_F 011:2C:11 reg xmmreg1  xmmreg1 to reg32  xmmreg1 to reg32  c7: rxb0_1: 1_F 011:2C:11 reg xmmreg1  xmmreg1 to reg32  xmmreg1 to reg32  c7: rxb0_1: 1_F 011:2C:11 reg xmmreg1	xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5A:mod xmmreg1 r/m
mem to xmmreg1         C4: rxb0_1: w_F 001:E6:mod xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 001:E6:11 xmmreg1 xmmreglo           mem to xmmreg1         C5: r_F 001:E6:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:E6:11 ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 101:E6:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 101:E6:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2           mem to xmmreg1         C5: r_F 010:58:11 xmmreg1 xmmreg1           xmmreg1 to xmmreg1         C5: r_F 010:58:11 xmmreg1 xmmreg1           ymmreg2 to ymmreg1         C5: r_F 010:58:11 ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 110:58:11 ymmreg1 ymmreg2           mem to ymmreg1         C5: r_F 110:58:11 ymmreg1 ymmreg1           ymmreg1 to ymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:mod reg r/m           xmmreg1 to reg32         C5: r_F 011:2C:mod reg r/m		
xmmreglo to xmmreg1         C5: r_F 001:E6:11 xmmreg1 xmmreglo           mem to xmmreg1         C5: r_F 001:E6:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 101:E6:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 101:E6:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m           xmmreg1b to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 110:5B:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:mod reg r/m           xmmreg1o to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:E6:11 xmmreg1 xmmreg2
mem to xmmreg1         C5: r_F 001:£6:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:£6:11 ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 101:£6:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 101:£6:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 101:£6:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:58:mod xmmreg1 r/m           xmmreg1 to xmmreg1         C5: r_F 010:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:58:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           ymmreg1 to ymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C5: r_F 011:2C:11 reg xmmreg1o           xmmreg1 to reg34         C6: r_F 011:2C:11 reg xmmreg1           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to xmmreg1	C4: rxb0_1: w_F 001:E6:mod xmmreg1 r/m
ymmreg2 to ymmreg1         C4: rxb0_1: w_F 101:66:11 ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 101:66:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 101:66:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 101:66:11 ymmreg1 ymmreglo           WCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         F           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m           xmmreg1 to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:5B:mod ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m           ymmreg1o to ymmreg1         C5: r_F 110:5B:11 ymmreg1 ymmreg1o           ymmreg1o to ymmreg1         C5: r_F 110:5B:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C5: r_F 110:5B:mod ymmreg1 r/m           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1o to reg32         C5: r_F 011:2C:11 reg xmmreglo           xmmreg1o to reg32         C5: r_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C5: r_F 011:2C:11 reg xmmreg1	xmmreglo to xmmreg1	C5: r_F 001:E6:11 xmmreg1 xmmreglo
mem to ymmreg1         C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 101:E6:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 101:E6:mod ymmreg1 r/m           VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers           xmmreg2 to xmmreg1         C4: rxb0_1: w_F 010:58:11 xmmreg1 xmmreg2           mem to xmmreg1         C5: r_F 010:58:11 xmmreg1 xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 010:58:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:58:mod ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 110:58:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           ymmreg1 to rymmreg1         C5: r_F 110:58:mod ymmreg1 r/m           ymmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C5: r_F 011:2C:11 reg xmmreglo           xmmreg1 to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to xmmreg1	C5: r_F 001:E6:mod xmmreg1 r/m
ymmreglo to ymmreg1	ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:E6:11 ymmreg1 ymmreg2
mem to ymmreg1	mem to ymmreg1	C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m
VCVTTPS2DQ— Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers         xmmreg2 to xmmreg1       C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2         mem to xmmreg1       C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m         xmmreglo to xmmreg1       C5: r_F 010:5B:mod xmmreg1 r/m         ymmreg2 to ymmreg1       C4: rxb0_1: w_F 110:5B:mod ymmreg1 ymmreg2         mem to ymmreg1       C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m         ymmreglo to ymmreg1       C5: r_F 110:5B:11 ymmreg1 ymmreglo         mem to ymmreg1       C5: r_F 110:5B:mod ymmreg1 r/m         VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer       C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1         xmmreg1 to reg32       C4: rxb0_1: 0_F 011:2C:mod reg r/m         xmmreg1 to reg32       C5: r_F 011:2C:11 reg xmmreglo         mem to reg32       C5: r_F 011:2C:mod reg r/m         xmmreg1 to reg64       C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	ymmreglo to ymmreg1	C5: r_F 101:E6:11 ymmreg1 ymmreglo
Precision FP Values to Packed Dword Integers         C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2           mem to xmmreg1         C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 010:5B:11 xmmreg1 xmmreglo           mem to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2           mem to ymmreg1         C5: r_F 110:5B:11 ymmreg1 ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 110:5B:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 110:5B:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1o to reg32         C5: r_F 011:2C:11 reg xmmreglo           mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to ymmreg1	C5: r_F 101:E6:mod ymmreg1 r/m
mem to xmmreg1         C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m           xmmreglo to xmmreg1         C5: r_F 010:5B:11 xmmreg1 xmmreglo           mem to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2           mem to ymmreg1         C5: r_F 110:5B:11 ymmreg1 ymmreglo           ymmreglo to ymmreg1         C5: r_F 110:5B:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:mod reg r/m           xmmreglo to reg32         C5: r_F 011:2C:11 reg xmmreglo           mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1		
xmmreglo to xmmreg1 C5: r_F 010:5B:11 xmmreg1 xmmreglo  mem to xmmreg1 C5: r_F 010:5B:mod xmmreg1 r/m  ymmreg2 to ymmreg1 C4: rxb0_1: w_F 110:5B:mod ymmreg1 ymmreg2  mem to ymmreg1 C5: r_F 110:5B:mod ymmreg1 r/m  ymmreglo to ymmreg1 C5: r_F 110:5B:11 ymmreg1 ymmreglo  mem to ymmreg1 C5: r_F 110:5B:11 ymmreg1 ymmreglo  wem to ymmreg1 C5: r_F 110:5B:mod ymmreg1 r/m  VCVTTSD2SI— Convert with Truncation Scalar Double- Precision FP Value to Signed Integer  xmmreg1 to reg32 C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1  xmmreglo to reg32 C5: r_F 011:2C:11 reg xmmreglo  mem to reg32 C5: r_F 011:2C:mod reg r/m  xmmreg1 to reg64 C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2
mem to xmmreg1         C5: r_F 010:5B:mod xmmreg1 r/m           ymmreg2 to ymmreg1         C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2           mem to ymmreg1         C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m           ymmreglo to ymmreg1         C5: r_F 110:5B:11 ymmreg1 ymmreglo           mem to ymmreg1         C5: r_F 110:5B:mod ymmreg1 r/m           VCVTTSD2SI— Convert with Truncation Scalar Double-Precision FP Value to Signed Integer           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreglo to reg32         C5: r_F 011:2C:mod reg r/m           mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to xmmreg1	C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m
ymmreg2 to ymmreg1	xmmreglo to xmmreg1	C5: r_F 010:5B:11 xmmreg1 xmmreglo
mem to ymmreg1	mem to xmmreg1	C5: r_F 010:5B:mod xmmreg1 r/m
ymmreglo to ymmreg1 C5: r_F 110:5B:11 ymmreg1 ymmreglo  mem to ymmreg1 C5: r_F 110:5B:mod ymmreg1 r/m  VCVTTSD2SI— Convert with Truncation Scalar Double- Precision FP Value to Signed Integer  xmmreg1 to reg32 C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1  mem to reg32 C4: rxb0_1: 0_F 011:2C:mod reg r/m  xmmreglo to reg32 C5: r_F 011:2C:11 reg xmmreglo  mem to reg32 C5: r_F 011:2C:mod reg r/m  xmmreg1 to reg64 C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2
mem to ymmreg1	mem to ymmreg1	C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m
VCVTTSD2SI— Convert with Truncation Scalar Double- Precision FP Value to Signed Integer  xmmreg1 to reg32	ymmreglo to ymmreg1	C5: r_F 110:5B:11 ymmreg1 ymmreglo
Precision FP Value to Signed Integer         C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1           xmmreg1 to reg32         C4: rxb0_1: 0_F 011:2C:mod reg r/m           xmmreglo to reg32         C5: r_F 011:2C:11 reg xmmreglo           mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to ymmreg1	C5: r_F 110:5B:mod ymmreg1 r/m
mem to reg32       C4: rxb0_1: 0_F 011:2C:mod reg r/m         xmmreglo to reg32       C5: r_F 011:2C:11 reg xmmreglo         mem to reg32       C5: r_F 011:2C:mod reg r/m         xmmreg1 to reg64       C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1		
xmmreglo to reg32       C5: r_F 011:2C:11 reg xmmreglo         mem to reg32       C5: r_F 011:2C:mod reg r/m         xmmreg1 to reg64       C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	xmmreg1 to reg32	C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1
mem to reg32         C5: r_F 011:2C:mod reg r/m           xmmreg1 to reg64         C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	mem to reg32	C4: rxb0_1: 0_F 011:2C:mod reg r/m
xmmreg1 to reg64 C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	xmmreglo to reg32	C5: r_F 011:2C:11 reg xmmreglo
	mem to reg32	C5: r_F 011:2C:mod reg r/m
mem to ren64 C4: rxh0 1: 1 E 011:20:mod reg r/m	xmmreg1 to reg64	C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1
CT. IADO_T. I_I OTT.ECINOUTEG I/III	mem to reg64	C4: rxb0_1: 1_F 011:2C:mod reg r/m
VDIVPD — Divide Packed Double-Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1 C4: rxb0_1: w xmmreg2 001:5E:11 xmmreg1 xmmreg3	xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5E:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1 C4: rxb0_1: w xmmreg2 001:5E:mod xmmreg1 r/m	xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5E:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5E:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1 C5: r_xmmreglo2 001:5E:mod xmmreg1 r/m	xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5E:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1 C4: rxb0_1: w ymmreg2 101:5E:11 ymmreg1 ymmreg3	ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5E:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1 C4: rxb0_1: w ymmreg2 101:5E:mod ymmreg1 r/m	ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5E:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1 C5: r_ymmreglo2 101:5E:11 ymmreg1 ymmreglo3	ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5E:11 ymmreg1 ymmreglo3

Instruction and Format	Encoding
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5E:mod ymmreg1 r/m
VDIVSD — Divide Scalar Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5E:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5E:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5E:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5E:mod xmmreg1 r/m
VMASKMOVDQU— Store Selected Bytes of Double Quadword	
xmmreg1 to mem; xmmreg2 as mask	C4: rxb0_1: w_F 001:F7:11 r/m xmmreg1: xmmreg2
xmmreg1 to mem; xmmreg2 as mask	C5: r_F 001:F7:11 r/m xmmreg1: xmmreg2
VMAXPD — Return Maximum Packed Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5F:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5F:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5F:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5F:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5F:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5F:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5F:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5F:mod ymmreg1 r/m
VMAXSD — Return Maximum Scalar Double-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5F:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5F:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5F:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5F:mod xmmreg1 r/m
VMINPD — Return Minimum Packed Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5D:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5D:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5D:mod ymmreg1 r/m
VMINSD — Return Minimum Scalar Double-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5D:mod xmmreg1 r/m

Instruction and Format	Encoding
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5D:mod xmmreg1 r/m
VMOVAPD — Move Aligned Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:28:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:28:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:28:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:28:mod xmmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:29:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 001:29:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 001:29:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 001:29:mod r/m xmmreg1
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:28:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:28:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:28:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:28:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:29:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 101:29:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 101:29:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 101:29:mod r/m ymmreg1
VMOVD — Move Doubleword	
reg32 to xmmreg1	C4: rxb0_1: 0_F 001:6E:11 xmmreg1 reg32
mem32 to xmmreg1	C4: rxb0_1: 0_F 001:6E:mod xmmreg1 r/m
reg32 to xmmreg1	C5: r_F 001:6E:11 xmmreg1 reg32
mem32 to xmmreg1	C5: r_F 001:6E:mod xmmreg1 r/m
xmmreg1 to reg32	C4: rxb0_1: 0_F 001:7E:11 reg32 xmmreg1
xmmreg1 to mem32	C4: rxb0_1: 0_F 001:7E:mod mem32 xmmreg1
xmmreglo to reg32	C5: r_F 001:7E:11 reg32 xmmreglo
xmmreglo to mem32	C5: r_F 001:7E:mod mem32 xmmreglo
VMOVQ — Move Quadword	
reg64 to xmmreg1	C4: rxb0_1: 1_F 001:6E:11 xmmreg1 reg64
mem64 to xmmreg1	C4: rxb0_1: 1_F 001:6E:mod xmmreg1 r/m
xmmreg1 to reg64	C4: rxb0_1: 1_F 001:7E:11 reg64 xmmreg1
xmmreg1 to mem64	C4: rxb0_1: 1_F 001:7E:mod r/m xmmreg1
VMOVDQA — Move Aligned Double Quadword	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:6F:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:6F:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:6F:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:6F:mod xmmreg1 r/m

Instruction and Format	Encoding
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:7F:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 001:7F:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 001:7F:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 001:7F:mod r/m xmmreg1
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:6F:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:6F:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:6F:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:6F:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:7F:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 101:7F:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 101:7F:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 101:7F:mod r/m ymmreg1
VMOVDQU — Move Unaligned Double Quadword	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:6F:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 010:6F:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 010:6F:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 010:6F:mod xmmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 010:7F:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 010:7F:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 010:7F:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 010:7F:mod r/m xmmreg1
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:6F:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 110:6F:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 110:6F:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 110:6F:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 110:7F:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 110:7F:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 110:7F:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 110:7F:mod r/m ymmreg1
VMOVHPD — Move High Packed Double-Precision Floating- Point Value	
xmmreg1 and mem to xmmreg2	C4: rxb0_1: w xmmreg1 001:16:11 xmmreg2 r/m
xmmreg1 and mem to xmmreglo2	C5: r_xmmreg1 001:16:11 xmmreglo2 r/m
xmmreg1 to mem	C4: rxb0_1: w_F 001:17:mod r/m xmmreg1
xmmreglo to mem	C5: r_F 001:17:mod r/m xmmreglo
VMOVLPD — Move Low Packed Double-Precision Floating- Point Value	
xmmreg1 and mem to xmmreg2	C4: rxb0_1: w xmmreg1 001:12:11 xmmreg2 r/m
xmmreg1 and mem to xmmreglo2	C5: r_xmmreg1 001:12:11 xmmreglo2 r/m
xmmreg1 to mem	C4: rxb0_1: w_F 001:13:mod r/m xmmreg1

Instruction and Format	Encoding
xmmreglo to mem	C5: r_F 001:13:mod r/m xmmreglo
VMOVMSKPD — Extract Packed Double-Precision Floating- Point Sign Mask	
xmmreg2 to reg	C4: rxb0_1: w_F 001:50:11 reg xmmreg1
xmmreglo to reg	C5: r_F 001:50:11 reg xmmreglo
ymmreg2 to reg	C4: rxb0_1: w_F 101:50:11 reg ymmreg1
ymmreglo to reg	C5: r_F 101:50:11 reg ymmreglo
VMOVNTDQ — Store Double Quadword Using Non-Temporal Hint	
xmmreg1 to mem	C4: rxb0_1: w_F 001:E7:11 r/m xmmreg1
xmmreglo to mem	C5: r_F 001:E7:11 r/m xmmreglo
ymmreg1 to mem	C4: rxb0_1: w_F 101:E7:11 r/m ymmreg1
ymmreglo to mem	C5: r_F 101:E7:11 r/m ymmreglo
VMOVNTPD — Store Packed Double-Precision Floating- Point Values Using Non-Temporal Hint	
xmmreg1 to mem	C4: rxb0_1: w_F 001:2B:11 r/m xmmreg1
xmmreglo to mem	C5: r_F 001:2B:11 r/m xmmreglo
ymmreg1 to mem	C4: rxb0_1: w_F 101:2B:11r/m ymmreg1
ymmreglo to mem	C5: r_F 101:2B:11r/m ymmreglo
VMOVSD — Move Scalar Double-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:10:11 xmmreg1 xmmreg3
mem to xmmreg1	C4: rxb0_1: w_F 011:10:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:10:11 xmmreg1 xmmreglo3
mem to xmmreg1	C5: r_F 011:10:mod xmmreg1 r/m
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:11:11 xmmreg1 xmmreg3
xmmreg1 to mem	C4: rxb0_1: w_F 011:11:mod r/m xmmreg1
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:11:11 xmmreg1 xmmreglo3
xmmreglo to mem	C5: r_F 011:11:mod r/m xmmreglo
VMOVUPD — Move Unaligned Packed Double-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:10:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:10:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:10:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:10:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:10:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:10:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:10:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:10:mod ymmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:11:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 001:11:mod r/m xmmreg1

Instruction and Format	Encoding
xmmreg1 to xmmreglo	C5: r_F 001:11:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 001:11:mod r/m xmmreg1
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:11:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 101:11:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 101:11:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 101:11:mod r/m ymmreg1
VMULPD — Multiply Packed Double-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:59:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:59:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:59:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:59:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:59:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:59:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:59:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:59:mod ymmreg1 r/m
VMULSD — Multiply Scalar Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:59:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:59:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:59:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:59:mod xmmreg1 r/m
VORPD — Bitwise Logical OR of Double-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:56:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:56:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:56:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:56:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:56:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:56:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:56:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:56:mod ymmreg1 r/m
VPACKSSWB— Pack with Signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:63:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:63:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:63:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:63:mod xmmreg1 r/m
VPACKSSDW— Pack with Signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6B:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6B:mod xmmreg1 r/m

C5: r_xmmreglo2 001:6B:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:6B:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:67:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:67:mod xmmreg1 r/m
C5: r_xmmreglo2 001:67:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:67:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:FC:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:FC:mod xmmreg1 r/m
C5: r_xmmreglo2 001:FC:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:FC:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:FD:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:FD:mod xmmreg1 r/m
C5: r_xmmreglo2 001:FD:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:FD:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:FE:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:FE:mod xmmreg1 r/m
C5: r_xmmreglo2 001:FE:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:FE:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:D4:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:D4:mod xmmreg1 r/m
C5: r_xmmreglo2 001:D4:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:D4:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:EC:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:EC:mod xmmreg1 r/m
C5: r_xmmreglo2 001:EC:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:EC:mod xmmreg1 r/m
C4: rxb0_1: w xmmreg2 001:ED:11 xmmreg1 xmmreg3
C4: rxb0_1: w xmmreg2 001:ED:mod xmmreg1 r/m
C5: r_xmmreglo2 001:ED:11 xmmreg1 xmmreglo3
C5: r_xmmreglo2 001:ED:mod xmmreg1 r/m

Instruction and Format	Encoding
VPADDUSB — Add Packed Unsigned Integers with Unsigned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DC:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DC:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DC:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DC:mod xmmreg1 r/m
VPADDUSW — Add Packed Unsigned Integers with Unsigned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DD:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DD:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DD:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DD:mod xmmreg1 r/m
VPAND — Logical AND	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DB:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DB:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DB:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DB:mod xmmreg1 r/m
VPANDN — Logical AND NOT	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DF:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DF:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DF:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DF:mod xmmreg1 r/m
VPAVGB — Average Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E0:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E0:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E0:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E0:mod xmmreg1 r/m
VPAVGW — Average Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E3:mod xmmreg1 r/m
VPCMPEQB — Compare Packed Data for Equal	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:74:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:74:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:74:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:74:mod xmmreg1 r/m
VPCMPEQW — Compare Packed Data for Equal	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:75:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:75:mod xmmreg1 r/m

Instruction and Format	Encoding
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:75:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:75:mod xmmreg1 r/m
VPCMPEQD — Compare Packed Data for Equal	cs.r_xmmegicz co.r./ s.miod xmmegi r/m
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:76:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:76:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:76:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:76:mod xmmreg1 r/m
VPCMPGTB — Compare Packed Signed Integers for Greater Than	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:64:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:64:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:64:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:64:mod xmmreg1 r/m
VPCMPGTW — Compare Packed Signed Integers for Greater Than	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:65:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:65:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:65:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:65:mod xmmreg1 r/m
VPCMPGTD — Compare Packed Signed Integers for Greater Than	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:66:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:66:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:66:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:66:mod xmmreg1 r/m
VPEXTRW — Extract Word	
xmmreg1 to reg using imm	C4: rxb0_1: 0_F 001:C5:11 reg xmmreg1: imm
xmmreg1 to reg using imm	C5: r_F 001:C5:11 reg xmmreg1: imm
VPINSRW — Insert Word	
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 001:C4:11 xmmreg1 reg: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 001:C4:mod xmmreg1 r/m: imm
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 001:C4:11 xmmreg1 reglo: imm
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:C4:mod xmmreg1 r/m: imm
VPMADDWD — Multiply and Add Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F5:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F5:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F5:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F5:mod xmmreg1 r/m
VPMAXSW — Maximum of Packed Signed Word Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EE:11 xmmreg1 xmmreg3

Instruction and Format	Encoding
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EE:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EE:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EE:mod xmmreg1 r/m
VPMAXUB — Maximum of Packed Unsigned Byte Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DE:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DE:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DE:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DE:mod xmmreg1 r/m
VPMINSW — Minimum of Packed Signed Word Integers	C3.1_XIIIIII egi02 001.Dc.iii00 XIIIIII egi 17711
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EA:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EA:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EA:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EA:mod xmmreg1 r/m
VPMINUB — Minimum of Packed Unsigned Byte Integers	C3.1_XIIIIIIegi02 001.CA.iii00 XIIIIIieg117/III
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DA:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DA:rr1 xmmreg1 xmmreg3
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo 2001:DA:111 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DA:r1 xmmreg1 xmmreglo3
VPMOVMSKB — Move Byte Mask	C3.1_XIIIIIIegi02 001.DA.iiiod XIIIIIieg117/III
xmmreg1 to reg	C4: rxb0_1: w_F 001:D7:11 reg xmmreg1
xmmreg1 to reg	C5: r_F 001:D7:11 reg xmmreg1
VPMULHUW — Multiply Packed Unsigned Integers and	C3.1_1 001.b7.11 reg xillilleg1
Store High Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E4:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E4:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E4:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E4:mod xmmreg1 r/m
VPMULHW — Multiply Packed Signed Integers and Store High Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E5:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E5:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E5:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E5:mod xmmreg1 r/m
VPMULLW — Multiply Packed Signed Integers and Store Low Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D5:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D5:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D5:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D5:mod xmmreg1 r/m
J	

Instruction and Format	Encoding
VPMULUDQ — Multiply Packed Unsigned Doubleword Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F4:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F4:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F4:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F4:mod xmmreg1 r/m
VPOR — Bitwise Logical OR	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EB:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EB:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EB:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EB:mod xmmreg1 r/m
VPSADBW — Compute Sum of Absolute Differences	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F6:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F6:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F6:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F6:mod xmmreg1 r/m
VPSHUFD — Shuffle Packed Doublewords	
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 001:70:11 xmmreg1 xmmreg2: imm
mem to xmmreg1 using imm	C4: rxb0_1: w_F 001:70:mod xmmreg1 r/m: imm
xmmreglo to xmmreg1 using imm	C5: r_F 001:70:11 xmmreg1 xmmreglo: imm
mem to xmmreg1 using imm	C5: r_F 001:70:mod xmmreg1 r/m: imm
VPSHUFHW — Shuffle Packed High Words	
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 010:70:11 xmmreg1 xmmreg2: imm
mem to xmmreg1 using imm	C4: rxb0_1: w_F 010:70:mod xmmreg1 r/m: imm
xmmreglo to xmmreg1 using imm	C5: r_F 010:70:11 xmmreg1 xmmreglo: imm
mem to xmmreg1 using imm	C5: r_F 010:70:mod xmmreg1 r/m: imm
VPSHUFLW — Shuffle Packed Low Words	
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 011:70:11 xmmreg1 xmmreg2: imm
mem to xmmreg1 using imm	C4: rxb0_1: w_F 011:70:mod xmmreg1 r/m: imm
xmmreglo to xmmreg1 using imm	C5: r_F 011:70:11 xmmreg1 xmmreglo: imm
mem to xmmreg1 using imm	C5: r_F 011:70:mod xmmreg1 r/m: imm
VPSLLDQ — Shift Double Quadword Left Logical	
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSLLW — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F1:mod xmmreg1 r/m
	•

Instruction and Format	Encoding
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSLLD — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSLLQ — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F3:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSRAW — Shift Packed Data Right Arithmetic	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E1:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSRAD — Shift Packed Data Right Arithmetic	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSRLDQ — Shift Double Quadword Right Logical	
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSRLW — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D1:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
<u> </u>	

Instruction and Format	Encoding
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSRLD — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSRLQ — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D3:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSUBB — Subtract Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F8:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F8:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F8:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F8:mod xmmreg1 r/m
VPSUBW — Subtract Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F9:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F9:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F9:11 xmmreg1 xmmreglo3
xmmrelog2 with mem to xmmreg1	C5: r_xmmreglo2 001:F9:mod xmmreg1 r/m
VPSUBD — Subtract Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FA:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FA:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FA:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FA:mod xmmreg1 r/m
VPSUBQ — Subtract Packed Quadword Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FB:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FB:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FB:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FB:mod xmmreg1 r/m
VPSUBSB — Subtract Packed Signed Integers with Signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E8:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E8:mod xmmreg1 r/m

Instruction and Format	Encoding
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E8:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E8:mod xmmreg1 r/m
VPSUBSW — Subtract Packed Signed Integers with Signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E9:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E9:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E9:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E9:mod xmmreg1 r/m
VPSUBUSB — Subtract Packed Unsigned Integers with Unsigned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D8:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D8:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D8:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D8:mod xmmreg1 r/m
VPSUBUSW — Subtract Packed Unsigned Integers with Unsigned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D9:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D9:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D9:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D9:mod xmmreg1 r/m
VPUNPCKHBW — Unpack High Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:68:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:68:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:68:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:68:mod xmmreg1 r/m
VPUNPCKHWD — Unpack High Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:69:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:69:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:69:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:69:mod xmmreg1 r/m
VPUNPCKHDQ — Unpack High Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6A:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6A:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6A:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6A:mod xmmreg1 r/m
VPUNPCKHQDQ — Unpack High Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6D:mod xmmreg1 r/m

Instruction and Format	Encoding
VPUNPCKLBW — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:60:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:60:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:60:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:60:mod xmmreg1 r/m
VPUNPCKLWD — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:61:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:61:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:61:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:61:mod xmmreg1 r/m
VPUNPCKLDQ — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:62:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:62:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:62:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:62:mod xmmreg1 r/m
VPUNPCKLQDQ — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6C:mod xmmreg1 r/m
VPXOR — Logical Exclusive OR	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EF:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EF:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EF:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EF:mod xmmreg1 r/m
VSHUFPD — Shuffle Packed Double-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1 using imm8	C4: rxb0_1: w xmmreg2 001:C6:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1 using imm8	C4: rxb0_1: w xmmreg2 001:C6:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1 using imm8	C5: r_xmmreglo2 001:C6:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1 using imm8	C5: r_xmmreglo2 001:C6:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1 using imm8	C4: rxb0_1: w ymmreg2 101:C6:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1 using imm8	C4: rxb0_1: w ymmreg2 101:C6:mod ymmreg1 r/m: imm
ymmreglo2 with ymmreglo3 to ymmreg1 using imm8	C5: r_ymmreglo2 101:C6:11 ymmreg1 ymmreglo3: imm
ymmreglo2 with mem to ymmreg1 using imm8	C5: r_ymmreglo2 101:C6:mod ymmreg1 r/m: imm
VSQRTPD — Compute Square Roots of Packed Double- Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:51:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:51:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:51:11 xmmreg1 xmmreglo

Instruction and Format	Encoding
mem to xmmreg1	C5: r_F 001:51:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:51:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:51:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:51:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:51:mod ymmreg1 r/m
VSQRTSD — Compute Square Root of Scalar Double- Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:51:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:51:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:51:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:51:mod xmmreg1 r/m
VSUBPD — Subtract Packed Double-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5C:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5C:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5C:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5C:mod ymmreg1 r/m
VSUBSD — Subtract Scalar Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5C:mod xmmreg1 r/m
VUCOMISD — Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 with xmmreg1, set EFLAGS	C4: rxb0_1: w_F xmmreg1 001:2E:11 xmmreg2
mem with xmmreg1, set EFLAGS	C4: rxb0_1: w_F xmmreg1 001:2E:mod r/m
xmmreglo with xmmreg1, set EFLAGS	C5: r_F xmmreg1 001:2E:11 xmmreglo
mem with xmmreg1, set EFLAGS	C5: r_F xmmreg1 001:2E:mod r/m
VUNPCKHPD — Unpack and Interleave High Packed Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:15:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:15:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:15:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:15:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:15:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:15:mod ymmreg1 r/m

Instruction and Format	Encoding
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:15:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:15:mod ymmreg1 r/m
VUNPCKHPS — Unpack and Interleave High Packed Single- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:15:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:15:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:15:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:15:mod ymmreg1 r/m
VUNPCKLPD — Unpack and Interleave Low Packed Double- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:14:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:14:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:14:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:14:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:14:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:14:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:14:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:14:mod ymmreg1 r/m
VUNPCKLPS — Unpack and Interleave Low Packed Single- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:14:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:14:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:14:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:14:mod ymmreg1 r/m
VXORPD — Bitwise Logical XOR for Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:57:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:57:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:57:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:57:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:57:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:57:mod ymmreg1 r/m

Instruction and Format	Encoding
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:57:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:57:mod ymmreg1 r/m
VADDPS — Add Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:58:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:58:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:58:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:58:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:58:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:58:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:58:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:58:mod ymmreg1 r/m
VADDSS — Add Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:58:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:58:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:58:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:58:mod xmmreg1 r/m
VANDPS — Bitwise Logical AND of Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:54:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:54:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:54:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:54:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:54:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:54:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:54:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:54:mod ymmreg1 r/m
VANDNPS — Bitwise Logical AND NOT of Packed Single- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:55:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:55:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:55:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:55:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:55:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:55:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:55:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:55:mod ymmreg1 r/m
VCMPPS — Compare Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:C2:11 xmmreg1 xmmreg3: imm

Instruction and Format	Encoding
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:C2:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:C2:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:C2:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:C2:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:C2:mod ymmreg1 r/m: imm
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:C2:11 ymmreg1 ymmreglo3: imm
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:C2:mod ymmreg1 r/m: imm
VCMPSS — Compare Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:C2:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:C2:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:C2:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:C2:mod xmmreg1 r/m: imm
VCOMISS — Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 with xmmreg1	C4: rxb0_1: w_F 000:2F:11 xmmreg1 xmmreg2
mem with xmmreg1	C4: rxb0_1: w_F 000:2F:mod xmmreg1 r/m
xmmreglo with xmmreg1	C5: r_F 000:2F:11 xmmreg1 xmmreglo
mem with xmmreg1	C5: r_F 000:2F:mod xmmreg1 r/m
VCVTSI2SS — Convert Dword Integer to Scalar Single- Precision FP Value	
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 010:2A:11 xmmreg1 reg
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 010:2A:mod xmmreg1 r/m
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 010:2A:11 xmmreg1 reglo
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:2A:mod xmmreg1 r/m
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 1 xmmreg2 010:2A:11 xmmreg1 reg
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 1 xmmreg2 010:2A:mod xmmreg1 r/m
VCVTSS2SI — Convert Scalar Single-Precision FP Value to Dword Integer	
xmmreg1 to reg	C4: rxb0_1: 0_F 010:2D:11 reg xmmreg1
mem to reg	C4: rxb0_1: 0_F 010:2D:mod reg r/m
xmmreglo to reg	C5: r_F 010:2D:11 reg xmmreglo
mem to reg	C5: r_F 010:2D:mod reg r/m
xmmreg1 to reg	C4: rxb0_1: 1_F 010:2D:11 reg xmmreg1
mem to reg	C4: rxb0_1: 1_F 010:2D:mod reg r/m
VCVTTSS2SI — Convert with Truncation Scalar Single- Precision FP Value to Dword Integer	
xmmreg1 to reg	C4: rxb0_1: 0_F 010:2C:11 reg xmmreg1
mem to reg	C4: rxb0_1: 0_F 010:2C:mod reg r/m
xmmreglo to reg	C5: r_F 010:2C:11 reg xmmreglo
mem to reg	C5: r_F 010:2C:mod reg r/m

Instruction and Format	Encoding
xmmreg1 to reg	C4: rxb0_1: 1_F 010:2C:11 reg xmmreg1
mem to reg	C4: rxb0_1: 1_F 010:2C:mod reg r/m
VDIVPS — Divide Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5E:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5E:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5E:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5E:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5E:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5E:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5E:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5E:mod ymmreg1 r/m
VDIVSS — Divide Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5E:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5E:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5E:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5E:mod xmmreg1 r/m
VLDMXCSR — Load MXCSR Register	
mem to MXCSR reg	C4: rxb0_1: w_F 000:AEmod 011 r/m
mem to MXCSR reg	C5: r_F 000:AEmod 011 r/m
VMAXPS — Return Maximum Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5F:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5F:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5F:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5F:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5F:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5F:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5F:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5F:mod ymmreg1 r/m
VMAXSS — Return Maximum Scalar Single-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5F:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5F:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5F:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5F:mod xmmreg1 r/m
VMINPS — Return Minimum Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5D:mod xmmreg1 r/m

	T
Instruction and Format	Encoding
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5D:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5D:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5D:mod ymmreg1 r/m
VMINSS — Return Minimum Scalar Single-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5D:mod xmmreg1 r/m
VMOVAPS— Move Aligned Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:28:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:28:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:28:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:28:mod xmmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 000:29:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 000:29:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 000:29:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 000:29:mod r/m xmmreg1
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:28:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:28:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 100:28:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:28:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 100:29:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 100:29:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 100:29:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 100:29:mod r/m ymmreg1
VMOVHPS — Move High Packed Single-Precision Floating- Point Values	
xmmreg1 with mem to xmmreg2	C4: rxb0_1: w xmmreg1 000:16:mod xmmreg2 r/m
xmmreg1 with mem to xmmreglo2	C5: r_xmmreg1 000:16:mod xmmreglo2 r/m
xmmreg1 to mem	C4: rxb0_1: w_F 000:17:mod r/m xmmreg1
xmmreglo to mem	C5: r_F 000:17:mod r/m xmmreglo
VMOVLHPS — Move Packed Single-Precision Floating-Point Values Low to High	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:16:11 xmmreg1 xmmreg3
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:16:11 xmmreg1 xmmreglo3
·	

Instruction and Format	Encoding
VMOVLPS — Move Low Packed Single-Precision Floating- Point Values	
xmmreg1 with mem to xmmreg2	C4: rxb0_1: w xmmreg1 000:12:mod xmmreg2 r/m
xmmreg1 with mem to xmmreglo2	C5: r_xmmreg1 000:12:mod xmmreglo2 r/m
xmmreg1 to mem	C4: rxb0_1: w_F 000:13:mod r/m xmmreg1
xmmreglo to mem	C5: r_F 000:13:mod r/m xmmreglo
VMOVMSKPS — Extract Packed Single-Precision Floating- Point Sign Mask	
xmmreg2 to reg	C4: rxb0_1: w_F 000:50:11 reg xmmreg2
xmmreglo to reg	C5: r_F 000:50:11 reg xmmreglo
ymmreg2 to reg	C4: rxb0_1: w_F 100:50:11 reg ymmreg2
ymmreglo to reg	C5: r_F 100:50:11 reg ymmreglo
VMOVNTPS — Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint	
xmmreg1 to mem	C4: rxb0_1: w_F 000:2B:mod r/m xmmreg1
xmmreglo to mem	C5: r_F 000:2B:mod r/m xmmreglo
ymmreg1 to mem	C4: rxb0_1: w_F 100:2B:mod r/m ymmreg1
ymmreglo to mem	C5: r_F 100:2B:mod r/m ymmreglo
VMOVSS — Move Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:10:11 xmmreg1 xmmreg3
mem to xmmreg1	C4: rxb0_1: w_F 010:10:mod xmmreg1 r/m
xmmreg2 with xmmreg3 to xmmreg1	C5: r_xmmreg2 010:10:11 xmmreg1 xmmreg3
mem to xmmreg1	C5: r_F 010:10:mod xmmreg1 r/m
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:11:11 xmmreg1 xmmreg3
xmmreg1 to mem	C4: rxb0_1: w_F 010:11:mod r/m xmmreg1
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:11:11 xmmreg1 xmmreglo3
xmmreglo to mem	C5: r_F 010:11:mod r/m xmmreglo
VMOVUPS— Move Unaligned Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:10:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:10:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:10:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:10:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:10:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:10:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 100:10:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:10:mod ymmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 000:11:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 000:11:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 000:11:11 xmmreglo xmmreg1

Instruction and Format	Encoding
xmmreg1 to mem	C5: r_F 000:11:mod r/m xmmreg1
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 100:11:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 100:11:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 100:11:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 100:11:mod r/m ymmreg1
VMULPS — Multiply Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:59:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:59:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:59:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:59:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:59:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:59:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:59:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:59:mod ymmreg1 r/m
VMULSS — Multiply Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:59:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:59:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:59:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:59:mod xmmreg1 r/m
VORPS — Bitwise Logical OR of Single-Precision Floating- Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:56:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:56:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:56:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:56:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:56:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:56:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:56:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:56:mod ymmreg1 r/m
VRCPPS — Compute Reciprocals of Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:53:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:53:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:53:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:53:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:53:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:53:mod ymmreg1 r/m

Instruction and Format	Encoding
mem to ymmreg1	C5: r_F 100:53:mod ymmreg1 r/m
VRCPSS — Compute Reciprocal of Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:53:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:53:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:53:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:53:mod xmmreg1 r/m
VRSQRTPS — Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:52:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:52:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:52:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:52:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:52:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:52:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 100:52:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:52:mod ymmreg1 r/m
VRSQRTSS — Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:52:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:52:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:52:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:52:mod xmmreg1 r/m
VSHUFPS — Shuffle Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1, imm8	C4: rxb0_1: w xmmreg2 000:C6:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1, imm8	C4: rxb0_1: w xmmreg2 000:C6:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1, imm8	C5: r_xmmreglo2 000:C6:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1, imm8	C5: r_xmmreglo2 000:C6:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1, imm8	C4: rxb0_1: w ymmreg2 100:C6:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1, imm8	C4: rxb0_1: w ymmreg2 100:C6:mod ymmreg1 r/m: imm
ymmreglo2 with ymmreglo3 to ymmreg1, imm8	C5: r_ymmreglo2 100:C6:11 ymmreg1 ymmreglo3: imm
ymmreglo2 with mem to ymmreg1, imm8	C5: r_ymmreglo2 100:C6:mod ymmreg1 r/m: imm
VSQRTPS — Compute Square Roots of Packed Single- Precision Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:51:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 000:51:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 000:51:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 000:51:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:51:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 100:51:mod ymmreg1 r/m

Instruction and Format	Encoding
ymmreglo to ymmreg1	C5: r_F 100:51:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 100:51:mod ymmreg1 r/m
VSQRTSS — Compute Square Root of Scalar Single- Precision Floating-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:51:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:51:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:51:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:51:mod xmmreg1 r/m
VSTMXCSR — Store MXCSR Register State	
MXCSR to mem	C4: rxb0_1: w_F 000:AE:mod 011 r/m
MXCSR to mem	C5: r_F 000:AE:mod 011 r/m
VSUBPS — Subtract Packed Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5C:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5C:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5C:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5C:mod ymmreg1 r/m
VSUBSS — Subtract Scalar Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5C:mod xmmreg1 r/m
VUCOMISS — Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS	
xmmreg2 with xmmreg1	C4: rxb0_1: w_F 000:2E:11 xmmreg1 xmmreg2
mem with xmmreg1	C4: rxb0_1: w_F 000:2E:mod xmmreg1 r/m
xmmreglo with xmmreg1	C5: r_F 000:2E:11 xmmreg1 xmmreglo
mem with xmmreg1	C5: r_F 000:2E:mod xmmreg1 r/m
UNPCKHPS — Unpack and Interleave High Packed Single- Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:15mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:15mod ymmreg1 r/m
UNPCKLPS — Unpack and Interleave Low Packed Single- Precision Floating-Point Value	

Instruction and Format	Encoding
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:14mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:14mod ymmreg1 r/m
VXORPS — Bitwise Logical XOR for Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:57:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:57:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:57:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:57:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:57:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:57:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:57:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:57:mod ymmreg1 r/m
VBROADCAST —Load with Broadcast	
mem to xmmreg1	C4: rxb0_2: 0_F 001:18:mod xmmreg1 r/m
mem to ymmreg1	C4: rxb0_2: 0_F 101:18:mod ymmreg1 r/m
mem to ymmreg1	C4: rxb0_2: 0_F 101:19:mod ymmreg1 r/m
mem to ymmreg1	C4: rxb0_2: 0_F 101:1A:mod ymmreg1 r/m
VEXTRACTF128 — Extract Packed Floating-Point Values	
ymmreg2 to xmmreg1, imm8	C4: rxb0_3: 0_F 001:19:11 xmmreg1 ymmreg2: imm
ymmreg2 to mem, imm8	C4: rxb0_3: 0_F 001:19:mod r/m ymmreg2: imm
VINSERTF128 — Insert Packed Floating-Point Values	
xmmreg3 and merge with ymmreg2 to ymmreg1, imm8	C4: rxb0_3: 0 ymmreg2101:18:11 ymmreg1 xmmreg3: imm
mem and merge with ymmreg2 to ymmreg1, imm8	C4: rxb0_3: 0 ymmreg2 101:18:mod ymmreg1 r/m: imm
VPERMILPD — Permute Double-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0D:mod ymmreg1 r/m
xmmreg2 to xmmreg1, imm	C4: rxb0_3: 0_F 001:05:11 xmmreg1 xmmreg2: imm
mem to xmmreg1, imm	C4: rxb0_3: 0_F 001:05:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1, imm	C4: rxb0_3: 0_F 101:05:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm	C4: rxb0_3: 0_F 101:05:mod ymmreg1 r/m: imm
VPERMILPS — Permute Single-Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0C:mod xmmreg1 r/m
xmmreg2 to xmmreg1, imm	C4: rxb0_3: 0_F 001:04:11 xmmreg1 xmmreg2: imm

Instruction and Format	Encoding
mem to xmmreg1, imm	C4: rxb0_3: 0_F 001:04:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0C:mod ymmreg1 r/m
ymmreg2 to ymmreg1, imm	C4: rxb0_3: 0_F 101:04:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm	C4: rxb0_3: 0_F 101:04:mod ymmreg1 r/m: imm
VPERM2F128 — Permute Floating-Point Values	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_3: 0 ymmreg2 101:06:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_3: 0 ymmreg2 101:06:mod ymmreg1 r/m: imm
VTESTPD/VTESTPS — Packed Bit Test	
xmmreg2 to xmmreg1	C4: rxb0_2: 0_F 001:0E:11 xmmreg2 xmmreg1
mem to xmmreg1	C4: rxb0_2: 0_F 001:0E:mod xmmreg2 r/m
ymmreg2 to ymmreg1	C4: rxb0_2: 0_F 101:0E:11 ymmreg2 ymmreg1
mem to ymmreg1	C4: rxb0_2: 0_F 101:0E:mod ymmreg2 r/m
xmmreg2 to xmmreg1	C4: rxb0_2: 0_F 001:0F:11 xmmreg1 xmmreg2: imm
mem to xmmreg1	C4: rxb0_2: 0_F 001:0F:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1	C4: rxb0_2: 0_F 101:0F:11 ymmreg1 ymmreg2: imm
mem to ymmreg1	C4: rxb0_2: 0_F 101:0F:mod ymmreg1 r/m: imm

# NOTES:

<sup>1.</sup> The term "lo" refers to the lower eight registers, 0-7  $\,$ 

# B.17 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS

Table B-38 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

Table B-38. General Floating-Point Instruction Formats

	Instruction										
	First Byte Second Byte						Optiona	l Fields			
1	11011	OF	PA	1	m	od	1	OPB	r/m	s-i-b	disp
2	11011	٧	1F	OPA	m	od	OP	В	r/m	s-i-b	disp
3	11011	d	Р	OPA	1	1	OPB	R	ST(i)		
4	11011	0	0	1	1	1	1		OP		
5	11011	0	1	1	1	1	1	(	OP		
•	15-11	10	9	8	7	6	5	4 3	2 1 0	•	

MF = Memory Format

00 - 32-bit real

01 — 32-bit integer

10 — 64-bit real

11 — 16-bit integer

P = Pop

0 — Do not pop stack

1 — Pop stack after operation

d = Destination

0 — Destination is ST(0)

1 — Destination is ST(i)

R XOR d = 0 — Destination OP Source R XOR d = 1 — Source OP Destination

ST(i) = Register stack element i

000 = Stack Top

001 = Second stack element

.

111 = Eighth stack element

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.

Table B-39 shows the formats and encodings of the floating-point instructions.

Table B-39. Floating-Point Instruction Formats and Encodings

Instruction and Format	Encoding
F2XM1 - Compute 2 <sup>ST(0)</sup> - 1	11011 001 : 1111 0000
FABS - Absolute Value	11011 001 : 1110 0001
FADD - Add	
$ST(0) \leftarrow ST(0) + 32$ -bit memory	11011 000 : mod 000 r/m
$ST(0) \leftarrow ST(0) + 64$ -bit memory	11011 100 : mod 000 r/m
$ST(d) \leftarrow ST(0) + ST(i)$	11011 d00 : 11 000 ST(i)
FADDP - Add and Pop	
$ST(0) \leftarrow ST(0) + ST(i)$	11011 110 : 11 000 ST(i)
FBLD - Load Binary Coded Decimal	11011 111 : mod 100 r/m
FBSTP - Store Binary Coded Decimal and Pop	11011 111 : mod 110 r/m
FCHS - Change Sign	11011 001 : 1110 0000
FCLEX - Clear Exceptions	11011 011 : 1110 0010
FCOM - Compare Real	

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
32-bit memory	11011 000 : mod 010 r/m
64-bit memory	11011 100 : mod 010 r/m
ST(i)	11011 000 : 11 010 ST(i)
FCOMP – Compare Real and Pop	
32-bit memory	11011 000 : mod 011 r/m
64-bit memory	11011 100 : mod 011 r/m
ST(i)	11011 000 : 11 011 ST(i)
FCOMPP - Compare Real and Pop Twice	11011 110:11 011 001
FCOMIP – Compare Real, Set EFLAGS, and Pop	11011 111 : 11 110 ST(i)
FCOS - Cosine of ST(0)	11011 001 : 1111 1111
FDECSTP - Decrement Stack-Top Pointer	11011 001 : 1111 0110
FDIV - Divide	
$ST(0) \leftarrow ST(0) \div 32$ -bit memory	11011 000 : mod 110 r/m
$ST(0) \leftarrow ST(0) \div 64$ -bit memory	11011 100 : mod 110 r/m
$ST(d) \leftarrow ST(0) \div ST(i)$	11011 d00:1111 R ST(i)
FDIVP - Divide and Pop	
$ST(0) \leftarrow ST(0) \div ST(i)$	11011 110:1111 1 ST(i)
FDIVR - Reverse Divide	
$ST(0) \leftarrow 32$ -bit memory ÷ $ST(0)$	11011 000 : mod 111 r/m
$ST(0) \leftarrow 64$ -bit memory ÷ $ST(0)$	11011 100 : mod 111 r/m
$ST(d) \leftarrow ST(i) \div ST(0)$	11011 d00:1111 R ST(i)
FDIVRP - Reverse Divide and Pop	
ST(0) " ST(i) ÷ ST(0)	11011 110 : 1111 0 ST(i)
FFREE - Free ST(i) Register	11011 101 : 1100 0 ST(i)
FIADD - Add Integer	
$ST(0) \leftarrow ST(0) + 16$ -bit memory	11011 110 : mod 000 r/m
$ST(0) \leftarrow ST(0) + 32$ -bit memory	11011 010 : mod 000 r/m
FICOM – Compare Integer	
16-bit memory	11011 110 : mod 010 r/m
32-bit memory	11011 010 : mod 010 r/m
FICOMP – Compare Integer and Pop	
16-bit memory	11011 110 : mod 011 r/m
32-bit memory	11011 010 : mod 011 r/m
FIDIV - Divide	
$ST(0) \leftarrow ST(0)$ 16-bit memory	11011 110 : mod 110 r/m
$ST(0) \leftarrow ST(0)$ 32-bit memory	11011 010 : mod 110 r/m
FIDIVR - Reverse Divide	
$ST(0) \leftarrow 16$ -bit memory $ST(0)$	11011 110 : mod 111 r/m

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

ST(0) ← 32-bit memory   ST(0)   11011 010 : mod 111 r/m	Instruction and Format	Encoding
FILD - Load Integer  16-bit memory  32-bit memory  11011 111: mod 000 r/m  32-bit memory  11011 111: mod 000 r/m  64-bit memory  11011 111: mod 001 r/m  FIMUL- Multiply  ST(0) ← ST(0) 16-bit memory  11011 101: mod 001 r/m  FINTSTP - Increment Stack Pointer  11011 001: 1111 0111  FINIT - Initialize Floating-Point Unit  FIST - Store Integer  16-bit memory  11011 111: mod 010 r/m  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 111: mod 011 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  FISUB - Reverse Subtract  ST(0) ← 16-bit memory  11011 101: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  11011 101: mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 100 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 100 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)  11011 101: mod 101 r/m  TIOU ← 10-bit memory - ST(0)	$ST(0) \leftarrow 32$ -bit memory $ST(0)$	<u> </u>
32-bit memory  64-bit memory  11011 111: mod 100 r/m  FIMUL- Multiply  ST(0) ← ST(0) 16-bit memory  11011 110: mod 001 r/m  ST(0) ← ST(0) 32-bit memory  11011 010: mod 001 r/m  FINCSTP - Increment Stack Pointer  FINIT - Initialize Floating-Point Unit  FIST - Store Integer  16-bit memory  11011 111: mod 010 r/m  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 111: mod 011 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  ST(0) ← 16-bit memory - ST(0)  11011 110: mod 101 r/m  FISUBR - Reverse Subtract  ST(0) ← 32-bit memory - ST(0)  11011 110: mod 101 r/m  FID - Load Real  32-bit memory  11011 101: mod 000 r/m  64-bit memory  11011 101: mod 000 r/m  11011 101: mod 101 r/m  FID - Load Real  32-bit memory  11011 101: mod 101 r/m  FID - Load Real  32-bit memory  11011 101: mod 101 r/m  FID - Load Real  32-bit memory  11011 101: mod 101 r/m  FID - Load +1.0 into ST(0)  11011 101: 1110 100 ST(0)	. , , , , , , , , , , , , , , , , , , ,	
64-bit memory 11011 111: mod 101 r/m  FIMUL- Multiply  ST(0) ← ST(0) 16-bit memory 11011 110: mod 001 r/m  ST(0) ← ST(0) 32-bit memory 11011 010: mod 001 r/m  FINCSTP - Increment Stack Pointer 11011 001: 1111 0111  FINIT - Initialize Floating-Point Unit  FIST - Store Integer 11011 111: mod 010 r/m  32-bit memory 11011 111: mod 010 r/m  FISTP - Store Integer and Pop 11011 111: mod 011 r/m  32-bit memory 11011 111: mod 011 r/m  32-bit memory 11011 111: mod 011 r/m  64-bit memory 11011 111: mod 111 r/m  FISUB - Subtract 11011 110: mod 100 r/m  ST(0) ← ST(0) - 16-bit memory 11011 110: mod 100 r/m  FISUBR - Reverse Subtract 11011 110: mod 100 r/m  ST(0) ← 16-bit memory - ST(0) 11011 110: mod 101 r/m  ST(0) ← 16-bit memory - ST(0) 11011 110: mod 101 r/m  FLD - Load Real 32-bit memory 11011 101: mod 000 r/m  FLD - Load Real 32-bit memory 11011 101: mod 000 r/m  80-bit memory 11011 101: mod 101 r/m  ST(0) ← 11011 101: mod 000 r/m	16-bit memory	11011 111 : mod 000 r/m
FIMUL- Multiply  ST(0) ← ST(0) 16-bit memory 11011 110: mod 001 r/m  ST(0) ← ST(0) 32-bit memory 11011 010: mod 001 r/m  FINCSTP - Increment Stack Pointer 11011 001: 1111 0111  FINIT - Initialize Floating-Point Unit  FIST - Store Integer 11011 111: mod 010 r/m  32-bit memory 11011 111: mod 010 r/m  FISTP - Store Integer and Pop 11011 111: mod 011 r/m  32-bit memory 11011 111: mod 011 r/m  32-bit memory 11011 111: mod 011 r/m  44-bit memory 11011 111: mod 111 r/m  FISUB - Subtract 11011 110: mod 100 r/m  ST(0) ← ST(0) - 32-bit memory 11011 010: mod 100 r/m  FISUBR - Reverse Subtract 11011 110: mod 101 r/m  ST(0) ← 32-bit memory - ST(0) 11011 110: mod 101 r/m  FLD - Load Real 32-bit memory 11011 101: mod 000 r/m  80-bit memory 11011 011: mod 000 r/m  ST(0) ← 11011 101: mod 000 r/m  11011 101: mod 000 r/m  11011 101: mod 000 r/m  11011 101: mod 101 r/m  FLD - Load Real 110: mod 000 r/m  11011 101: mod 101 r/m  ST(0) ← 11011 101: mod 101 r/m  ST(0) ← 11011 101: mod 101 r/m  ST(0) ← 11011 101: mod 101 r/m	32-bit memory	11011 011 : mod 000 r/m
ST(0) ← ST(0)       16-bit memory       11011 110: mod 001 r/m         ST(0) ← ST(0)       32-bit memory       11011 010: mod 001 r/m         FINCSTP - Increment Stack Pointer       11011 001: 1111 0111         FINIT - Initialize Floating-Point Unit       FIST - Store Integer         16-bit memory       11011 111: mod 010 r/m         32-bit memory       11011 011: mod 011 r/m         4-bit memory       11011 111: mod 011 r/m         64-bit memory       11011 111: mod 111 r/m         FISUB - Subtract       11011 111: mod 100 r/m         ST(0) ← ST(0) - 16-bit memory       11011 110: mod 100 r/m         ST(0) ← ST(0) - 32-bit memory       11011 110: mod 101 r/m         FISUBR - Reverse Subtract       11011 101: mod 101 r/m         ST(0) ← 16-bit memory – ST(0)       11011 101: mod 101 r/m         ST(0) ← 32-bit memory – ST(0)       11011 001: mod 000 r/m         64-bit memory       11011 001: mod 000 r/m         64-bit memory       11011 001: mod 101 r/m         ST(i)       11011 001: mod 101 r/m         ST(i)       11011 001: 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001: 1110 000	64-bit memory	11011 111 : mod 101 r/m
ST(0) ← ST(0)       32-bit memory       11011 010 : mod 001 r/m         FINCSTP - Increment Stack Pointer       11011 001 : 1111 0111         FINIT - Initialize Floating-Point Unit       FIST - Store Integer         16-bit memory       11011 111 : mod 010 r/m         32-bit memory       11011 011 : mod 011 r/m         FISTP - Store Integer and Pop       11011 111 : mod 011 r/m         16-bit memory       11011 011 : mod 011 r/m         32-bit memory       11011 111 : mod 111 r/m         FISUB - Subtract       5T(0) ← ST(0) - 16-bit memory       11011 110 : mod 100 r/m         ST(0) ← ST(0) - 32-bit memory       11011 010 : mod 100 r/m         FISUBR - Reverse Subtract       5T(0) ← 16-bit memory – ST(0)       11011 110 : mod 101 r/m         ST(0) ← 32-bit memory – ST(0)       11011 100 : mod 000 r/m         FLD - Load Real       32-bit memory       11011 001 : mod 000 r/m         64-bit memory       11011 101 : mod 000 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 110 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : 1110 1000	FIMUL- Multiply	
FINCSTP - Increment Stack Pointer  FINIT - Initialize Floating-Point Unit  FIST - Store Integer  16-bit memory  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 111: mod 011 r/m  64-bit memory  11011 111: mod 011 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  ST(0) ← 32-bit memory - ST(0)  11011 110: mod 101 r/m  FLD - Load Real  32-bit memory  11011 011: mod 000 r/m  80-bit memory  11011 011: mod 000 r/m	$ST(0) \leftarrow ST(0)$ 16-bit memory	11011 110 : mod 001 r/m
FINIT - Initialize Floating-Point Unit  FIST - Store Integer  16-bit memory  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 111: mod 011 r/m  52-bit memory  11011 111: mod 011 r/m  64-bit memory  11011 111: mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  11011 110: mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 010: mod 101 r/m  FLD - Load Real  32-bit memory  11011 01: mod 000 r/m  80-bit memory  11011 01: mod 000 r/m  80-bit memory  11011 01: mod 000 r/m  80-bit memory  11011 01: mod 000 r/m  11011 01: mod 000 r/m  80-bit memory  11011 01: mod 000 r/m	$ST(0) \leftarrow ST(0)$ 32-bit memory	11011 010 : mod 001 r/m
FIST - Store Integer  16-bit memory  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 011: mod 011 r/m  64-bit memory  11011 111: mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory – ST(0)  ST(0) ← 32-bit memory – ST(0)  11011 110: mod 101 r/m  FID - Load Real  32-bit memory – ST(0)  11011 001: mod 000 r/m  64-bit memory  11011 011: mod 000 r/m  80-bit memory  11011 011: mod 000 r/m  ST(i)  11011 001: 11 000 ST(i)  FLD1 - Load +1.0 into ST(0)	FINCSTP - Increment Stack Pointer	11011 001 : 1111 0111
16-bit memory  32-bit memory  11011 111: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111: mod 011 r/m  32-bit memory  11011 111: mod 011 r/m  64-bit memory  11011 111: mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  ST(0) ← 32-bit memory - ST(0)  11011 110: mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 101: mod 101 r/m  FLD - Load Real  32-bit memory  11011 001: mod 000 r/m  64-bit memory  11011 101: mod 000 r/m  80-bit memory  11011 101: mod 101 r/m  ST(i)  11011 001: 11000 ST(i)  FLD1 - Load +1.0 into ST(0)	FINIT - Initialize Floating-Point Unit	
32-bit memory  FISTP - Store Integer and Pop  16-bit memory  11011 011 : mod 011 r/m  32-bit memory  11011 011 : mod 011 r/m  64-bit memory  11011 111 : mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← ST(0) - 32-bit memory  11011 010 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  11011 110 : mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 010 : mod 101 r/m  FLD - Load Real  32-bit memory  11011 001 : mod 000 r/m  64-bit memory  11011 011 : mod 000 r/m  80-bit memory  11011 011 : mod 001 r/m  ST(i)  11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0)	FIST - Store Integer	
FISTP - Store Integer and Pop  16-bit memory  11011 111 : mod 011 r/m  32-bit memory  11011 011 : mod 011 r/m  64-bit memory  11011 111 : mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110 : mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  11011 110 : mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 010 : mod 101 r/m  FLD - Load Real  32-bit memory  11011 001 : mod 000 r/m  64-bit memory  11011 101 : mod 000 r/m  80-bit memory  11011 011 : mod 101 r/m  ST(i)  FLD1 - Load +1.0 into ST(0)  11011 001 : 1110 1000	16-bit memory	11011 111 : mod 010 r/m
16-bit memory  32-bit memory  11011 111: mod 011 r/m  64-bit memory  11011 111: mod 111 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110: mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory - ST(0)  11011 110: mod 101 r/m  ST(0) ← 32-bit memory - ST(0)  11011 010: mod 101 r/m  FLD - Load Real  32-bit memory  11011 001: mod 000 r/m  64-bit memory  11011 011: mod 000 r/m  80-bit memory  11011 011: mod 101 r/m  ST(i)  FLD1 - Load +1.0 into ST(0)  11011 001: 111 000 ST(i)  FLD1 - Load +1.0 into ST(0)	32-bit memory	11011 011 : mod 010 r/m
32-bit memory  64-bit memory  11011 011 : mod 011 r/m  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  11011 110 : mod 100 r/m  ST(0) ← ST(0) - 32-bit memory  11011 010 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory – ST(0)  11011 110 : mod 101 r/m  ST(0) ← 32-bit memory – ST(0)  11011 010 : mod 101 r/m  FLD - Load Real  32-bit memory  11011 001 : mod 000 r/m  64-bit memory  11011 101 : mod 000 r/m  80-bit memory  11011 011 : mod 101 r/m  ST(i)  11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0)	FISTP - Store Integer and Pop	
64-bit memory  FISUB - Subtract  ST(0) ← ST(0) - 16-bit memory  ST(0) ← ST(0) - 32-bit memory  TI011 110: mod 100 r/m  ST(0) ← 16-bit memory 11011 010: mod 100 r/m  FISUBR - Reverse Subtract  ST(0) ← 16-bit memory – ST(0) 11011 110: mod 101 r/m  ST(0) ← 32-bit memory – ST(0) 11011 010: mod 101 r/m  FLD - Load Real 32-bit memory 11011 001: mod 000 r/m  64-bit memory 11011 101: mod 000 r/m  80-bit memory 11011 011: mod 101 r/m  ST(i) 11011 001: 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 010: 1110 1000	16-bit memory	11011 111 : mod 011 r/m
FISUB - Subtract $ST(0) \leftarrow ST(0) - 16$ -bit memory $ST(0) \leftarrow ST(0) - 32$ -bit memory $ST(0) \leftarrow ST(0) - 32$ -bit memory $ST(0) \leftarrow ST(0) - 32$ -bit memory $ST(0) \leftarrow 16$ -bit memory $ST(0) \leftarrow 16$ -bit memory $ST(0) \leftarrow 16$ -bit memory $ST(0) \leftarrow 10$ $ST(0) \leftarrow 10$ -bit memory $ST(0) \leftarrow 1$	32-bit memory	11011 011 : mod 011 r/m
$ST(0) \leftarrow ST(0) - 16\text{-bit memory} \qquad 11011 \ 110: \ \text{mod } 100 \ \text{r/m}$ $ST(0) \leftarrow ST(0) - 32\text{-bit memory} \qquad 11011 \ 010: \ \text{mod } 100 \ \text{r/m}$ $FISUBR - Reverse \ Subtract \qquad \qquad$	64-bit memory	11011 111 : mod 111 r/m
$ST(0) \leftarrow ST(0) - 32 \text{-bit memory} \qquad 11011 \ 010 : \text{mod } 100 \ \text{r/m}$ $FISUBR - Reverse Subtract$ $ST(0) \leftarrow 16 \text{-bit memory} - ST(0) \qquad 11011 \ 110 : \text{mod } 101 \ \text{r/m}$ $ST(0) \leftarrow 32 \text{-bit memory} - ST(0) \qquad 11011 \ 010 : \text{mod } 101 \ \text{r/m}$ $FLD - Load Real$ $32 \text{-bit memory} \qquad 11011 \ 001 : \text{mod } 000 \ \text{r/m}$ $64 \text{-bit memory} \qquad 11011 \ 101 : \text{mod } 000 \ \text{r/m}$ $80 \text{-bit memory} \qquad 11011 \ 011 : \text{mod } 101 \ \text{r/m}$ $ST(i) \qquad 11011 \ 001 : 11 \ 000 \ ST(i)$ $FLD1 - Load + 1.0 \ \text{into } ST(0) \qquad 11011 \ 001 : 1110 \ 1000$	FISUB - Subtract	
FISUBR - Reverse Subtract $ST(0) \leftarrow 16$ -bit memory − $ST(0)$ $11011\ 110: mod\ 101\ r/m$ $ST(0) \leftarrow 32$ -bit memory − $ST(0)$ $11011\ 010: mod\ 101\ r/m$ $FLD$ - Load Real $11011\ 001: mod\ 000\ r/m$ $64$ -bit memory $11011\ 101: mod\ 000\ r/m$ $80$ -bit memory $11011\ 011: mod\ 101\ r/m$ $ST(i)$ $11011\ 001: 11\ 000\ ST(i)$ $FLD1$ - Load +1.0 into $ST(0)$ $11011\ 001: 1110\ 1000$	$ST(0) \leftarrow ST(0)$ - 16-bit memory	11011 110 : mod 100 r/m
$ST(0) \leftarrow 16\text{-bit memory} - ST(0)                                    $	$ST(0) \leftarrow ST(0)$ - 32-bit memory	11011 010 : mod 100 r/m
$ST(0) \leftarrow 32$ -bit memory − $ST(0)$ 11011 010 : mod 101 r/m  FLD − Load Real  32-bit memory 11011 001 : mod 000 r/m  64-bit memory 11011 101 : mod 000 r/m  80-bit memory 11011 011 : mod 101 r/m $ST(i)$ 11011 001 : 11 000 $ST(i)$ FLD1 − Load +1.0 into $ST(0)$ 11011 001 : 1110 1000	FISUBR - Reverse Subtract	
FLD - Load Real         32-bit memory       11011 001 : mod 000 r/m         64-bit memory       11011 101 : mod 000 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : 1110 1000	$ST(0) \leftarrow 16$ -bit memory – $ST(0)$	11011 110: mod 101 r/m
32-bit memory 11011 001 : mod 000 r/m 64-bit memory 11011 101 : mod 000 r/m 80-bit memory 11011 011 : mod 101 r/m  ST(i) 11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000	$ST(0) \leftarrow 32$ -bit memory – $ST(0)$	11011 010 : mod 101 r/m
64-bit memory 11011 101 : mod 000 r/m  80-bit memory 11011 011 : mod 101 r/m  ST(i) 11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000	FLD - Load Real	
80-bit memory 11011 011 : mod 101 r/m  ST(i) 11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000	32-bit memory	11011 001 : mod 000 r/m
ST(i) 11011 001 : 11 000 ST(i) FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000	64-bit memory	11011 101 : mod 000 r/m
FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000	80-bit memory	11011 011 : mod 101 r/m
· · ·	ST(i)	11011 001 : 11 000 ST(i)
<b>FLDCW - Load Control Word</b> 11011 001 : mod 101 r/m	FLD1 - Load +1.0 into ST(0)	11011 001 : 1110 1000
	FLDCW - Load Control Word	11011 001 : mod 101 r/m
FLDENV - Load FPU Environment11011 001 : mod 100 r/m	FLDENV - Load FPU Environment	11011 001 : mod 100 r/m
FLDL2E - Load log <sub>2</sub> (ε) into ST(0)       11011 001 : 1110 1010	FLDL2E – Load log <sub>2</sub> (ε) into ST(0)	11011 001 : 1110 1010
FLDL2T - Load log <sub>2</sub> (10) into ST(0) 11011 001 : 1110 1001	FLDL2T - Load log <sub>2</sub> (10) into ST(0)	11011 001 : 1110 1001
FLDLG2 - Load log <sub>10</sub> (2) into ST(0)         11011 001 : 1110 1100	FLDLG2 - Load log <sub>10</sub> (2) into ST(0)	11011 001 : 1110 1100
FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)       11011 001 : 1110 1101	FLDLN2 - Load log <sub>E</sub> (2) into ST(0)	11011 001 : 1110 1101
FLDPI - Load π into ST(0)       11011 001 : 1110 1011	FLDPI - Load $\pi$ into ST(0)	11011 001 : 1110 1011
FLDZ - Load +0.0 into ST(0) 11011 001 : 1110 1110	FLDZ - Load +0.0 into ST(0)	11011 001 : 1110 1110
FMUL - Multiply	FMUL - Multiply	

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
$ST(0) \leftarrow ST(0)$ 32-bit memory	11011 000 : mod 001 r/m
$ST(0) \leftarrow ST(0)$ 64-bit memory	11011 100 : mod 001 r/m
$ST(d) \leftarrow ST(0)  ST(i)$	11011 d00 : 1100 1 ST(i)
FMULP - Multiply	
$ST(i) \leftarrow ST(0)  ST(i)$	11011 110 : 1100 1 ST(i)
FNOP - No Operation	11011 001 : 1101 0000
FPATAN – Partial Arctangent	11011 001 : 1111 0011
FPREM - Partial Remainder	11011 001 : 1111 1000
FPREM1 - Partial Remainder (IEEE)	11011 001 : 1111 0101
FPTAN - Partial Tangent	11011 001 : 1111 0010
FRNDINT - Round to Integer	11011 001 : 1111 1100
FRSTOR - Restore FPU State	11011 101 : mod 100 r/m
FSAVE - Store FPU State	11011 101 : mod 110 r/m
FSCALE - Scale	11011 001 : 1111 1101
FSIN - Sine	11011 001 : 1111 1110
FSINCOS - Sine and Cosine	11011 001 : 1111 1011
FSQRT - Square Root	11011 001 : 1111 1010
FST - Store Real	
32-bit memory	11011 001 : mod 010 r/m
64-bit memory	11011 101 : mod 010 r/m
ST(i)	11011 101 : 11 010 ST(i)
FSTCW - Store Control Word	11011 001 : mod 111 r/m
FSTENV - Store FPU Environment	11011 001 : mod 110 r/m
FSTP - Store Real and Pop	
32-bit memory	11011 001 : mod 011 r/m
64-bit memory	11011 101 : mod 011 r/m
80-bit memory	11011 011 : mod 111 r/m
ST(i)	11011 101 : 11 011 ST(i)
FSTSW - Store Status Word into AX	11011 111 : 1110 0000
FSTSW - Store Status Word into Memory	11011 101 : mod 111 r/m
FSUB - Subtract	
$ST(0) \leftarrow ST(0) - 32$ -bit memory	11011 000 : mod 100 r/m
$ST(0) \leftarrow ST(0) - 64$ -bit memory	11011 100 : mod 100 r/m
$ST(d) \leftarrow ST(0) - ST(i)$	11011 d00 : 1110 R ST(i)
FSUBP - Subtract and Pop	
$ST(0) \leftarrow ST(0) - ST(i)$	11011 110:1110 1 ST(i)
FSUBR - Reverse Subtract	
$ST(0) \leftarrow 32$ -bit memory – $ST(0)$	11011 000 : mod 101 r/m

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
$ST(0) \leftarrow 64$ -bit memory – $ST(0)$	11011 100 : mod 101 r/m
$ST(d) \leftarrow ST(i) - ST(0)$	11011 d00 : 1110 R ST(i)
FSUBRP - Reverse Subtract and Pop	
$ST(i) \leftarrow ST(i) - ST(0)$	11011 110 : 1110 0 ST(i)
FTST - Test	11011 001 : 1110 0100
FUCOM - Unordered Compare Real	11011 101 : 1110 0 ST(i)
FUCOMP - Unordered Compare Real and Pop	11011 101 : 1110 1 ST(i)
FUCOMPP - Unordered Compare Real and Pop Twice	11011 010 : 1110 1001
FUCOMI – Unorderd Compare Real and Set EFLAGS	11011 011 : 11 101 ST(i)
FUCOMIP - Unorderd Compare Real, Set EFLAGS, and Pop	11011 111 : 11 101 ST(i)
FXAM - Examine	11011 001 : 1110 0101
FXCH - Exchange ST(0) and ST(i)	11011 001 : 1100 1 ST(i)
FXTRACT - Extract Exponent and Significand	11011 001 : 1111 0100
FYL2X - ST(1) log <sub>2</sub> (ST(0))	11011 001 : 1111 0001
FYL2XP1 - ST(1) log <sub>2</sub> (ST(0) + 1.0)	11011 001 : 1111 1001
FWAIT - Wait until FPU Ready	1001 1011 (same instruction as WAIT)

# **B.18 VMX INSTRUCTIONS**

Table B-40 describes virtual-machine extensions (VMX).

Table B-40. Encodings for VMX Instructions

Instruction and Format	Encoding
INVEPT—Invalidate Cached EPT Mappings	
Descriptor m128 according to reg	01100110 00001111 00111000 10000000: mod reg r/m
INVVPID—Invalidate Cached VPID Mappings	
Descriptor m128 according to reg	01100110 00001111 00111000 10000001: mod reg r/m
VMCALL—Call to VM Monitor	
Call VMM: causes VM exit.	00001111 00000001 11000001
VMCLEAR—Clear Virtual-Machine Control Structure	
mem32:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m
mem64:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m
VMFUNC—Invoke VM Function	
Invoke VM function specified in EAX	00001111 00000001 11010100
VMLAUNCH—Launch Virtual Machine	
Launch VM managed by Current_VMCS	00001111 00000001 11000010
VMRESUME—Resume Virtual Machine	
Resume VM managed by Current_VMCS	00001111 00000001 11000011
VMPTRLD—Load Pointer to Virtual-Machine Control Structure	

Table B-40. Encodings for VMX Instructions

Instruction and Format	Encoding
mem32 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m
mem64 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m
VMPTRST—Store Pointer to Virtual-Machine Control Structure	
Current_VMCS_ptr to mem32	00001111 11000111: mod 111 r/m
Current_VMCS_ptr to mem64	00001111 11000111: mod 111 r/m
VMREAD—Read Field from Virtual-Machine Control Structure	
r32 (VMCS_fieldn) to r32	00001111 01111000: 11 reg2 reg1
r32 (VMCS_fieldn) to mem32	00001111 01111000: mod r32 r/m
r64 (VMCS_fieldn) to r64	00001111 01111000: 11 reg2 reg1
r64 (VMCS_fieldn) to mem64	00001111 01111000: mod r64 r/m
VMWRITE—Write Field to Virtual-Machine Control Structure	
r32 to r32 (VMCS_fieldn)	00001111 01111001: 11 reg1 reg2
mem32 to r32 (VMCS_fieldn)	00001111 01111001: mod r32 r/m
r64 to r64 (VMCS_fieldn)	00001111 01111001: 11 reg1 reg2
mem64 to r64 (VMCS_fieldn)	00001111 01111001: mod r64 r/m
VMXOFF—Leave VMX Operation	
Leave VMX.	00001111 00000001 11000100
VMXON—Enter VMX Operation	
Enter VMX.	11110011 000011111 11000111: mod 110 r/m

# **B.19 SMX INSTRUCTIONS**

Table B-38 describes Safer Mode extensions (VMX). **GETSEC leaf functions are selected by a valid value in EAX on input.** 

Table B-41. Encodings for SMX Instructions

Instruction and Format	Encoding
GETSEC—GETSEC leaf functions are selected by the value in EAX on input	
GETSEC[CAPABILITIES]	00001111 00110111 (EAX= 0)
GETSEC[ENTERACCS]	00001111 00110111 (EAX= 2)
GETSEC[EXITAC]	00001111 00110111 (EAX= 3)
GETSEC[SENTER]	00001111 00110111 (EAX= 4)
GETSEC[SEXIT]	00001111 00110111 (EAX= 5)
GETSEC[PARAMETERS]	00001111 00110111 (EAX= 6)
GETSEC[SMCTRL]	00001111 00110111 (EAX= 7)
GETSEC[WAKEUP]	00001111 00110111 (EAX= 8)

# INSTRUCTION FORMATS AND ENCODINGS

# APPENDIX C INTEL® C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to http://www.intel.com/support/performancetools/.

Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are "composites" because they require more than one instruction to implement them.

Intel C/C++ Compiler intrinsic names reflect the following naming conventions:

```
_mm_<intrin_op>_<suffix>
```

#### where:

<intrin\_op> Indicates the intrinsics basic operation; for example, add for addition and sub for subtrac-

tion

<suffix> Denotes the type of data operated on by the instruction. The first one or two letters of

each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s).

The remaining letters denote the type:

S	single-precision floating point
_	
d	double-precision floating point
i128	signed 128-bit integer
i64	signed 64-bit integer
u64	unsigned 64-bit integer
i32	signed 32-bit integer
u32	unsigned 32-bit integer
i16	signed 16-bit integer
u16	unsigned 16-bit integer
i8	signed 8-bit integer
u8	unsigned 8-bit integer

The variable r is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, r0 is the lowest word of r.

The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:

```
double a[2] = \{1.0, 2.0\};
__m128d t = _mm_load_pd(a);
```

The result is the same as either of the following:

```
_{m128d t = _{mm_set_pd(2.0, 1.0);}
_{m128d t = _{mm_setr_pd(1.0, 2.0);}
```

In other words, the XMM register that holds the value t will look as follows:

	2.0		1.0	
127		64	63	0

The "scalar" element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).

To use an intrinsic in your code, insert a line with the following syntax:

data\_type intrinsic\_name (parameters)

#### Where:

data\_type Is the return data type, which can be either void, int, \_\_m64, \_\_m128, \_\_m128d, or

\_\_m128i. Only the \_mm\_empty intrinsic returns void.

code instead of in-lining the actual instruction.

parameters Represents the parameters required by each intrinsic.

# C.1 SIMPLE INTRINSICS

#### **NOTE**

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3, "Instruction Set Reference, A-L" of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, Chapter 4, "Instruction Set Reference, M-U" of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, or Chapter 5, "Instruction Set Reference, V-Z," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2C.

Tabl	ا ما	-1	Sin	nnle	Intri	insics
I av	- C		JIII	IDIC		1113163

Mnemonic	Intrinsic
ADDPD	m128d _mm_add_pd(m128d a,m128d b)
ADDPS	m128 _mm_add_ps(m128 a,m128 b)
ADDSD	m128d _mm_add_sd(m128d a,m128d b)
ADDSS	m128 _mm_add_ss(m128 a,m128 b)
ADDSUBPD	m128d _mm_addsub_pd(m128d a,m128d b)
ADDSUBPS	m128 _mm_addsub_ps(m128 a,m128 b)
AESDEC	m128i _mm_aesdec (m128i,m128i)
AESDECLAST	m128i _mm_aesdeclast (m128i,m128i)
AESENC	m128i _mm_aesenc (m128i,m128i)
AESENCLAST	m128i _mm_aesenclast (m128i,m128i)
AESIMC	m128i _mm_aesimc (m128i)
AESKEYGENASSIST	m128i _mm_aesimc (m128i, const int)
ANDNPD	m128d _mm_andnot_pd(m128d a,m128d b)
ANDNPS	m128 _mm_andnot_ps(m128 a,m128 b)
ANDPD	m128d _mm_and_pd(m128d a,m128d b)
ANDPS	m128 _mm_and_ps(m128 a,m128 b)
BLENDPD	m128d _mm_blend_pd(m128d v1,m128d v2, const int mask)
BLENDPS	m128 _mm_blend_ps(m128 v1,m128 v2, const int mask)
BLENDVPD	m128d _mm_blendv_pd(m128d v1,m128d v2,m128d v3)
BLENDVPS	m128 _mm_blendv_ps(m128 v1,m128 v2,m128 v3)
CLFLUSH	void _mm_clflush(void const *p)
CMPPD	m128d _mm_cmpeq_pd(m128d a,m128d b)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic (Contd.)
	m128d _mm_cmplt_pd(m128d a,m128d b)
	m128d _mm_cmple_pd(m128d a,m128d b)
	m128d _mm_cmpgt_pd(m128d a,m128d b)
	m128d _mm_cmpge_pd(m128d a,m128d b)
	m128d _mm_cmpneq_pd(m128d a,m128d b)
	m128d _mm_cmpnlt_pd(m128d a,m128d b)
	m128d _mm_cmpngt_pd(m128d a,m128d b)
	m128d _mm_cmpnge_pd(m128d a,m128d b)
	m128d _mm_cmpord_pd(m128d a,m128d b)
CMPPS	m128 _mm_cmpeq_ps(m128 a,m128 b)
	/ m128 _mm_cmple_ps(m128 a,m128 b)
	/ / _ / _ / _ / _ / _ / _ /
	m128 _mm_cmpge_ps(m128 a,m128 b)
	m128 _mm_cmpneq_ps(m128 a,m128 b)
	, m128 _mm_cmpnlt_ps(m128 a,m128 b)
	/ / / / / / / / / / / / / _ /
	m128 _mm_cmpunord_ps(m128 a,m128 b)
	m128 _mm_cmpnle_ps(m128 a,m128 b)
CMPSD	m128d _mm_cmpeq_sd(m128d a,m128d b)
	m128d _mm_cmplt_sd(m128d a,m128d b)
	m128d _mm_cmple_sd(m128d a,m128d b)
	m128d _mm_cmpgt_sd(m128d a,m128d b)
	m128d _mm_cmpge_sd(m128d a,m128d b)
	m128 _mm_cmpneq_sd(m128d a,m128d b)
	m128 _mm_cmpnlt_sd(m128d a,m128d b)
	m128d _mm_cmpnle_sd(m128d a,m128d b)
	m128d _mm_cmpngt_sd(m128d a,m128d b)
	m128d _mm_cmpnge_sd(m128d a,m128d b)
	m128d _mm_cmpord_sd(m128d a,m128d b)
	m128d _mm_cmpunord_sd(m128d a,m128d b)
CMPSS	m128 _mm_cmpeq_ss(m128 a,m128 b)
	m128 _mm_cmplt_ss(m128 a,m128 b)
	m128 _mm_cmple_ss(m128 a,m128 b)
	m128 _mm_cmpgt_ss(m128 a,m128 b)
	m128 _mm_cmpge_ss(m128 a,m128 b)
	m128 _mm_cmpneq_ss(m128 a,m128 b)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Table C-1. Simple Intrinsics (Contd.)  Intrinsic
	m128 _mm_cmpnlt_ss(m128 a,m128 b)
	= _ = _ = _ = _ / m128 _mm_cmpnle_ss(m128 a,m128 b)
	m128 _mm_cmpngt_ss(m128 a,m128 b)
	m128 _mm_cmpnge_ss(m128 a,m128 b)
	m128 _mm_cmpord_ss(m128 a,m128 b)
	m128 _mm_cmpunord_ss(m128 a,m128 b)
COMISD	int _mm_comieq_sd(m128d a,m128d b)
	int _mm_comilt_sd(m128d a,m128d b)
	int _mm_comile_sd(m128d a,m128d b)
	int _mm_comigt_sd(m128d a,m128d b)
	int _mm_comige_sd(m128d a,m128d b)
	int _mm_comineq_sd(m128d a,m128d b)
COMISS	int _mm_comieq_ss(m128 a,m128 b)
	int _mm_comilt_ss(m128 a,m128 b)
	int _mm_comile_ss(m128 a,m128 b)
	int _mm_comigt_ss(m128 a,m128 b)
	int _mm_comige_ss(m128 a,m128 b)
	int _mm_comineq_ss(m128 a,m128 b)
CRC32	unsigned int _mm_crc32_u8(unsigned int crc, unsigned char data)
CNCSE	unsigned int _mm_crc32_u16(unsigned int crc, unsigned short data)
	unsigned int _mm_crc32_u32(unsigned int crc, unsigned int data)
	unsignedint64 _mm_crc32_u64(unsignedint64 crc, unsignedint64 data)
CVTDQ2PD	m128d _mm_cvtepi32_pd(m128i a)
CVTDQ2PS	m128 _mm_cvtepi32_ps(m128i a)
CVTPD2DQ	m128i _mm_cvtpd_epi32(m128d a)
CVTPD2PI	m64 _mm_cvtpd_pi32(m128d a)
CVTPD2PS	m128 _mm_cvtpd_ps(m128d a)
CVTPI2PD	m128d _mm_cvtpi32_pd(m64 a)
CVTPI2PS	m128 _mm_cvt_pi2ps(m128 a,m64 b)
	m128 _mm_cvtpi32_ps(m128 a,m64 b)
CVTPS2DQ	m128i _mm_cvtps_epi32(m128 a)
CVTPS2PD	m128d _mm_cvtps_pd(m128 a)
CVTPS2PI	m64 _mm_cvt_ps2pi(m128 a) m64 _mm_cvtps_pi32(m128 a)
CVTSD2SI	int _mm_cvtsd_si32(m128d a)
CVTSD2SS	m128 _mm_cvtsd_ss(m128 a,m128d b)
CVTSI2SD	m128d _mm_cvtsi32_sd(m128d a, int b)
CVTSI2SS	m128 _mm_cvt_si2ss(m128 a, int b)m128 _mm_cvtsi32_ss(m128 a, int b)m128 _mm_cvtsi64_ss(m128 a,int64 b)
CVTSS2SD	m128d _mm_cvtss_sd(m128d a,m128 b)
CVTSS2SI	int _mm_cvt_ss2si(m128 a) int _mm_cvtss_si32(m128 a)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
CVTTPD2DQ	m128i _mm_cvttpd_epi32(m128d a)	
CVTTPD2PI	m64 _mm_cvttpd_pi32(m128d a)	
CVTTPS2DQ	m128i _mm_cvttps_epi32(m128 a)	
CVTTPS2PI	m64 _mm_cvtt_ps2pi(m128 a) m64 _mm_cvttps_pi32(m128 a)	
CVTTSD2SI	int _mm_cvttsd_si32(m128d a)	
CVTTSS2SI	int _mm_cvtt_ss2si(m128 a) int _mm_cvttss_si32(m128 a)	
	m64 _mm_cvtsi32_si64(int i)	
	int _mm_cvtsi64_si32(m64 m)	
DIVPD	m128d _mm_div_pd(m128d a,m128d b)	
DIVPS	m128 _mm_div_ps(m128 a,m128 b)	
DIVSD	m128d _mm_div_sd(m128d a,m128d b)	
DIVSS	m128 _mm_div_ss(m128 a,m128 b)	
DPPD	m128d _mm_dp_pd(m128d a,m128d b, const int mask)	
DPPS	m128 _mm_dp_ps(m128 a,m128 b, const int mask)	
EMMS	void _mm_empty()	
EXTRACTPS	int _mm_extract_ps(m128 src, const int ndx)	
HADDPD	m128d _mm_hadd_pd(m128d a,m128d b)	
HADDPS	m128 _mm_hadd_ps(m128 a,m128 b)	
HSUBPD	m128d _mm_hsub_pd(m128d a,m128d b)	
HSUBPS	m128 _mm_hsub_ps(m128 a,m128 b)	
INSERTPS	m128 _mm_insert_ps(m128 dst,m128 src, const int ndx)	
LDDQU	m128i _mm_lddqu_si128(m128i const *p)	
LDMXCSR	mm_setcsr(unsigned int i)	
LFENCE	void _mm_lfence(void)	
MASKMOVDQU	void _mm_maskmoveu_si128(m128i d,m128i n, char *p)	
MASKMOVQ	void _mm_maskmove_si64(m64 d,m64 n, char *p)	
MAXPD	m128d _mm_max_pd(m128d a,m128d b)	
MAXPS	m128 _mm_max_ps(m128 a,m128 b)	
MAXSD	m128d _mm_max_sd(m128d a,m128d b)	
MAXSS	m128 _mm_max_ss(m128 a,m128 b)	
MFENCE	void _mm_mfence(void)	
MINPD	m128d _mm_min_pd(m128d a,m128d b)	
MINPS	m128 _mm_min_ps(m128 a,m128 b)	
MINSD	m128d _mm_min_sd(m128d a,m128d b)	
MINSS	m128 _mm_min_ss(m128 a,m128 b)	
MONITOR	void _mm_monitor(void const *p, unsigned extensions, unsigned hints)	
MOVAPD	m128d _mm_load_pd(double * p)	
	void_mm_store_pd(double *p,m128d a)	
MOVAPS	m128 _mm_load_ps(float * p)	
	void_mm_store_ps(float *p,m128 a)	

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
MOVD	m128i _mm_cvtsi32_si128(int a)
	int _mm_cvtsi128_si32(m128i a)
	m64 _mm_cvtsi32_si64(int a)
	int _mm_cvtsi64_si32(m64 a)
MOVDDUP	m128d _mm_movedup_pd(m128d a)
	m128d _mm_loaddup_pd(double const * dp)
MOVDQA	m128i _mm_load_si128(m128i * p)
	void_mm_store_si128(m128i *p,m128i a)
MOVDQU	m128i _mm_loadu_si128(m128i * p)
	void_mm_storeu_si128(m128i *p,m128i a)
MOVDQ2Q	m64 _mm_movepi64_pi64(m128i a)
MOVHLPS	m128 _mm_movehl_ps(m128 a,m128 b)
MOVHPD	m128d _mm_loadh_pd(m128d a, double * p)
	void _mm_storeh_pd(double * p,m128d a)
MOVHPS	m128 _mm_loadh_pi(m128 a,m64 * p)
	void _mm_storeh_pi(m64 * p,m128 a)
MOVLPD	m128d _mm_loadl_pd(m128d a, double * p)
	void _mm_storel_pd(double * p,m128d a)
MOVLPS	m128 _mm_loadl_pi(m128 a,m64 *p)
	void_mm_storel_pi(m64 * p,m128 a)
MOVLHPS	m128 _mm_movelh_ps(m128 a,m128 b)
MOVMSKPD	int _mm_movemask_pd(m128d a)
MOVMSKPS	int _mm_movemask_ps(m128 a)
MOVNTDQA	m128i _mm_stream_load_si128(m128i *p)
MOVNTDQ	void_mm_stream_si128(m128i * p,m128i a)
MOVNTPD	void_mm_stream_pd(double * p,m128d a)
MOVNTPS	void_mm_stream_ps(float * p,m128 a)
MOVNTI	void_mm_stream_si32(int * p, int a)
MOVNTQ	void_mm_stream_pi(m64 * p,m64 a)
MOVQ	m128i _mm_loadl_epi64(m128i * p)
	void_mm_storel_epi64(_m128i * p,m128i a)
	m128i _mm_move_epi64(m128i a)
MOVQ2DQ	m128i _mm_movpi64_epi64(m64 a)
MOVSD	m128d _mm_load_sd(double * p)
	void_mm_store_sd(double * p,m128d a)
	m128d _mm_move_sd(m128d a,m128d b)
MOVSHDUP	m128 _mm_movehdup_ps(m128 a)
MOVSLDUP	m128 _mm_moveldup_ps(m128 a)
MOVSS	m128 _mm_load_ss(float * p)
	void_mm_store_ss(float * p,m128 a)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
MOVUPD	m128d _mm_loadu_pd(double * p)
	void_mm_storeu_pd(double *p,m128d a)
MOVUPS	m128 _mm_loadu_ps(float * p)
	void_mm_storeu_ps(float *p,m128 a)
MPSADBW	m128i _mm_mpsadbw_epu8(m128i s1,m128i s2, const int mask)
MULPD	m128d _mm_mul_pd(m128d a,m128d b)
MULPS	m128 _mm_mul_ss(m128 a,m128 b)
MULSD	m128d _mm_mul_sd(m128d a,m128d b)
MULSS	m128 _mm_mul_ss(m128 a,m128 b)
MWAIT	void _mm_mwait(unsigned extensions, unsigned hints)
ORPD	m128d _mm_or_pd(m128d a,m128d b)
ORPS	m128 _mm_or_ps(m128 a,m128 b)
PABSB	m64 _mm_abs_pi8 (m64 a)
	m128i _mm_abs_epi8 (m128i a)
PABSD	m64 _mm_abs_pi32 (m64 a)
	m128i _mm_abs_epi32 (m128i a)
PABSW	m64 _mm_abs_pi16 (m64 a)
	m128i _mm_abs_epi16 (m128i a)
PACKSSWB	m128i _mm_packs_epi16(m128i m1,m128i m2)
PACKSSWB	m64 _mm_packs_pi16(m64 m1,m64 m2)
PACKSSDW	m128i _mm_packs_epi32 (m128i m1,m128i m2)
PACKSSDW	m64 _mm_packs_pi32 (m64 m1,m64 m2)
PACKUSDW	m128i _mm_packus_epi32(m128i m1,m128i m2)
PACKUSWB	m128i _mm_packus_epi16(m128i m1,m128i m2)
PACKUSWB	m64 _mm_packs_pu16(m64 m1,m64 m2)
PADDB	m128i _mm_add_epi8(m128i m1,m128i m2)
PADDB	m64 _mm_add_pi8(m64 m1,m64 m2)
PADDW	m128i _mm_add_epi16(m128i m1,m128i m2)
PADDW	m64 _mm_add_pi16(m64 m1,m64 m2)
PADDD	m128i _mm_add_epi32(m128i m1,m128i m2)
PADDD	m64 _mm_add_pi32(m64 m1,m64 m2)
PADDQ	m128i _mm_add_epi64(m128i m1,m128i m2)
PADDQ	m64 _mm_add_si64(m64 m1,m64 m2)
PADDSB	m128i _mm_adds_epi8(m128i m1,m128i m2)
PADDSB	m64 _mm_adds_pi8(m64 m1,m64 m2)
PADDSW	m128i _mm_adds_epi16(m128i m1,m128i m2)
PADDSW	m64 _mm_adds_pi16(m64 m1,m64 m2)
PADDUSB	m128i _mm_adds_epu8(m128i m1,m128i m2)
PADDUSB	m64 _mm_adds_pu8(m64 m1,m64 m2)
PADDUSB PADDUSW	m64 _mm_adds_pu8(m64 m1,m64 m2)m128i _mm_adds_epu16(m128i m1,m128i m2)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
PALIGNR	m64 _mm_alignr_pi8 (m64 a,m64 b, int n)
	m128i _mm_alignr_epi8 (m128i a,m128i b, int n)
PAND	m128i _mm_and_si128(m128i m1,m128i m2)
PAND	m64 _mm_and_si64(m64 m1,m64 m2)
PANDN	m128i _mm_andnot_si128(m128i m1,m128i m2)
PANDN	m64 _mm_andnot_si64(m64 m1,m64 m2)
PAUSE	void _mm_pause(void)
PAVGB	m128i _mm_avg_epu8(m128i a,m128i b)
PAVGB	m64 _mm_avg_pu8(m64 a,m64 b)
PAVGW	m128i _mm_avg_epu16(m128i a,m128i b)
PAVGW	m64 _mm_avg_pu16(m64 a,m64 b)
PBLENDVB	m128i _mm_blendv_epi (m128i v1,m128i v2,m128i mask)
PBLENDW	m128i _mm_blend_epi16(m128i v1,m128i v2, const int mask)
PCLMULQDQ	m128i _mm_clmulepi64_si128 (m128i,m128i, const int)
PCMPEQB	m128i _mm_cmpeq_epi8(m128i m1,m128i m2)
PCMPEQB	m64 _mm_cmpeq_pi8(m64 m1,m64 m2)
PCMPEQQ	m128i _mm_cmpeq_epi64(m128i a,m128i b)
PCMPEQW	m128i _mm_cmpeq_epi16 (m128i m1,m128i m2)
PCMPEQW	m64 _mm_cmpeq_pi16 (m64 m1,m64 m2)
PCMPEQD	m128i _mm_cmpeq_epi32(m128i m1,m128i m2)
PCMPEQD	m64 _mm_cmpeq_pi32(m64 m1,m64 m2)
PCMPESTRI	int _mm_cmpestri (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrz (m128i a, int la,m128i b, int lb, const int mode)
PCMPESTRM	m128i _mm_cmpestrm (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrz (m128i a, int la,m128i b, int lb, const int mode)
PCMPGTB	m128i _mm_cmpgt_epi8 (m128i m1,m128i m2)
PCMPGTB	m64 _mm_cmpgt_pi8 (m64 m1,m64 m2)
PCMPGTW	m128i _mm_cmpgt_epi16(m128i m1,m128i m2)
PCMPGTW	m64 _mm_cmpgt_pi16 (m64 m1,m64 m2)
PCMPGTD	m128i _mm_cmpgt_epi32(m128i m1,m128i m2)
PCMPGTD	m64 _mm_cmpgt_pi32(m64 m1,m64 m2)
PCMPISTRI	m128i _mm_cmpestrm (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpistrz (m128i a,m128i b, const int mode)	
PCMPISTRM	m128i _mm_cmpistrm (m128i a,m128i b, const int mode)	
	int _mm_cmpistra (m128i a,m128i b, const int mode)	
	int _mm_cmpistrc (m128i a,m128i b, const int mode)	
	int _mm_cmpistro (m128i a,m128i b, const int mode)	
	int _mm_cmpistrs (m128i a,m128i b, const int mode)	
	int _mm_cmpistrz (m128i a,m128i b, const int mode)	
PCMPGTQ	m128i _mm_cmpgt_epi64(m128i a,m128i b)	
PEXTRB	int _mm_extract_epi8 (m128i src, const int ndx)	
PEXTRD	int _mm_extract_epi32 (m128i src, const int ndx)	
PEXTRQ	int64 _mm_extract_epi64 (m128i src, const int ndx)	
PEXTRW	int _mm_extract_epi16(m128i a, int n)	
PEXTRW	int _mm_extract_pi16(m64 a, int n)	
	int _mm_extract_epi16 (m128i src, int ndx)	
PHADDD	m64 _mm_hadd_pi32 (m64 a,m64 b)	
	m128i _mm_hadd_epi32 (m128i a,m128i b)	
PHADDSW	m64 _mm_hadds_pi16 (m64 a,m64 b)	
	m128i _mm_hadds_epi16 (m128i a,m128i b)	
PHADDW	m64 _mm_hadd_pi16 (m64 a,m64 b)	
	m128i _mm_hadd_epi16 (m128i a,m128i b)	
PHMINPOSUW	m128i _mm_minpos_epu16(m128i packed_words)	
PHSUBD	m64 _mm_hsub_pi32 (m64 a,m64 b)	
	m128i _mm_hsub_epi32 (m128i a,m128i b)	
PHSUBSW	m64 _mm_hsubs_pi16 (m64 a,m64 b)	
	m128i _mm_hsubs_epi16 (m128i a,m128i b)	
PHSUBW	m64 _mm_hsub_pi16 (m64 a,m64 b)	
	m128i _mm_hsub_epi16 (m128i a,m128i b)	
PINSRB	m128i _mm_insert_epi8(m128i s1, int s2, const int ndx)	
PINSRD	m128i _mm_insert_epi32(m128i s2, int s, const int ndx)	
PINSRQ	m128i _mm_insert_epi64(m128i s2,int64 s, const int ndx)	
PINSRW	m128i _mm_insert_epi16(m128i a, int d, int n)	
PINSRW	m64 _mm_insert_pi16(m64 a, int d, int n)	
PMADDUBSW	m64 _mm_maddubs_pi16 (m64 a,m64 b)	
	m128i _mm_maddubs_epi16 (m128i a,m128i b)	
PMADDWD	m128i _mm_madd_epi16(m128i m1m128i m2)	
PMADDWD	m64 _mm_madd_pi16(m64 m1,m64 m2)	
PMAXSB	m128i _mm_max_epi8(m128i a,m128i b)	
PMAXSD	m128i _mm_max_epi32(m128i a,m128i b)	

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
PMAXSW	m128i _mm_max_epi16(m128i a,m128i b)
PMAXSW	m64 _mm_max_pi16(m64 a,m64 b)
PMAXUB	m128i _mm_max_epu8(m128i a,m128i b)
PMAXUB	m64 _mm_max_pu8(m64 a,m64 b)
PMAXUD	m128i _mm_max_epu32(m128i a,m128i b)
PMAXUW	m128i _mm_max_epu16(m128i a,m128i b)
PMINSB	_m128i _mm_min_epi8(m128i a,m128i b)
PMINSD	m128i _mm_min_epi32(m128i a,m128i b)
PMINSW	m128i _mm_min_epi16(m128i a,m128i b)
PMINSW	m64 _mm_min_pi16(m64 a,m64 b)
PMINUB	m128i _mm_min_epu8(m128i a,m128i b)
PMINUB	m64 _mm_min_pu8(m64 a,m64 b)
PMINUD	m128i _mm_min_epu32 (m128i a,m128i b)
PMINUW	m128i _mm_min_epu16 (m128i a,m128i b)
PMOVMSKB	int _mm_movemask_epi8(m128i a)
PMOVMSKB	int _mm_movemask_pi8(m64 a)
PMOVSXBW	m128i _mm_ cvtepi8_epi16(m128i a)
PMOVSXBD	m128i _mm_ cvtepi8_epi32(m128i a)
PMOVSXBQ	m128i _mm_ cvtepi8_epi64(m128i a)
PMOVSXWD	m128i _mm_ cvtepi16_epi32(m128i a)
PMOVSXWQ	m128i _mm_ cvtepi16_epi64(m128i a)
PMOVSXDQ	m128i _mm_ cvtepi32_epi64(m128i a)
PMOVZXBW	m128i _mm_ cvtepu8_epi16(m128i a)
PMOVZXBD	m128i _mm_ cvtepu8_epi32(m128i a)
PMOVZXBQ	m128i _mm_ cvtepu8_epi64(m128i a)
PMOVZXWD	m128i _mm_ cvtepu16_epi32(m128i a)
PMOVZXWQ	m128i _mm_ cvtepu16_epi64(m128i a)
PMOVZXDQ	m128i _mm_ cvtepu32_epi64(m128i a)
PMULDQ	m128i _mm_mul_epi32(m128i a,m128i b)
PMULHRSW	m64 _mm_mulhrs_pi16 (m64 a,m64 b)
	m128i _mm_mulhrs_epi16 (m128i a,m128i b)
PMULHUW	m128i _mm_mulhi_epu16(m128i a,m128i b)
PMULHUW	m64 _mm_mulhi_pu16(m64 a,m64 b)
PMULHW	m128i _mm_mulhi_epi16(m128i m1,m128i m2)
PMULHW	m64 _mm_mulhi_pi16(m64 m1,m64 m2)
PMULLUD	m128i _mm_mullo_epi32(m128i a,m128i b)
PMULLW	m128i _mm_mullo_epi16(m128i m1,m128i m2)
PMULLW	m64 _mm_mullo_pi16(m64 m1,m64 m2)
PMULUDQ	m64 _mm_mul_su32(m64 m1,m64 m2)
	m128i _mm_mul_epu32(m128i m1,m128i m2)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
POPCNT	int _mm_popcnt_u32(unsigned int a)	
	int64_t _mm_popcnt_u64(unsignedint64 a)	
POR	m64 _mm_or_si64(m64 m1,m64 m2)	
POR	m128i _mm_or_si128(m128i m1,m128i m2)	
PREFETCHh	void _mm_prefetch(char *a, int sel)	
PSADBW	m128i _mm_sad_epu8(m128i a,m128i b)	
PSADBW	m64 _mm_sad_pu8(m64 a,m64 b)	
PSHUFB	m64 _mm_shuffle_pi8 (m64 a,m64 b)	
	m128i _mm_shuffle_epi8 (m128i a,m128i b)	
PSHUFD	m128i _mm_shuffle_epi32(m128i a, int n)	
PSHUFHW	m128i _mm_shufflehi_epi16(m128i a, int n)	
PSHUFLW	m128i _mm_shufflelo_epi16(m128i a, int n)	
PSHUFW	m64 _mm_shuffle_pi16(m64 a, int n)	
PSIGNB	m64 _mm_sign_pi8 (m64 a,m64 b)	
	m128i _mm_sign_epi8 (m128i a,m128i b)	
PSIGND	m64 _mm_sign_pi32 (m64 a,m64 b)	
	m128i _mm_sign_epi32 (m128i a,m128i b)	
PSIGNW	m64 _mm_sign_pi16 (m64 a,m64 b)	
	m128i _mm_sign_epi16 (m128i a,m128i b)	
PSLLW	m128i _mm_sll_epi16(m128i m,m128i count)	
PSLLW	m128i _mm_slli_epi16(m128i m, int count)	
PSLLW	m64 _mm_sll_pi16(m64 m,m64 count)	
	m64 _mm_slli_pi16(m64 m, int count)	
PSLLD	m128i _mm_slli_epi32(m128i m, int count)	
	m128i _mm_sll_epi32(m128i m,m128i count)	
PSLLD	m64 _mm_slli_pi32(m64 m, int count)	
	m64 _mm_sll_pi32(m64 m,m64 count)	
PSLLQ	m64 _mm_sll_si64(m64 m,m64 count)	
	m64 _mm_slli_si64(m64 m, int count)	
PSLLQ	m128i _mm_sll_epi64(m128i m,m128i count)	
	m128i _mm_slli_epi64(m128i m, int count)	
PSLLDQ	m128i _mm_slli_si128(m128i m, int imm)	
PSRAW	m128i _mm_sra_epi16(m128i m,m128i count)	
	m128i _mm_srai_epi16(m128i m, int count)	
PSRAW	m64 _mm_sra_pi16(m64 m,m64 count)	
	m64 _mm_srai_pi16(m64 m, int count)	
PSRAD	m128i _mm_sra_epi32 (m128i m,m128i count)	
	m128i _mm_srai_epi32 (m128i m, int count)	
PSRAD	m64 _mm_sra_pi32 (m64 m,m64 count)	
	m64 _mm_srai_pi32 (m64 m, int count)	
PSRLW	_m128i _mm_srl_epi16 (m128i m,m128i count)	

Table C-1. Simple Intrinsics (Contd.)

Table C-1. Simple Intrinsics (Contd.)  Mnemonic Intrinsic		
	m128i _mm_srli_epi16 (m128i m, int count)	
	m64 _mm_srl_pi16 (m64 m,m64 count)	
	m64 _mm_srli_pi16(m64 m, int count)	
PSRLD	m128i _mm_srl_epi32 (m128i m,m128i count)	
1 SILCD	m128i _mm_srli_epi32 (m128i m, int count)	
PSRLD	m64 _mm_srl_pi32 (m64 m,m64 count)	
1 SILLED	m64 _mm_srli_pi32 (m64 m, int count)	
PSRLQ	m128i _mm_srl_epi64 (m128i m,m128i count)	
1 Sitted	m128i _mm_srli_epi64 (m128i m, int count)	
PSRLQ	m64 _mm_srl_si64 (m64 m,m64 count)	
rancy	m64 _mm_srli_si64 (m64 m, int count)	
DCDI DO	· · · · · · · · · · · · · · · · · · ·	
PSRLDQ	m128i _mm_srli_si128(m128i m, int imm)	
PSUBB	m128i _mm_sub_epi8(m128i m1,m128i m2)	
PSUBB	m64 _mm_sub_pi8(m64 m1,m64 m2)	
PSUBW	m128i _mm_sub_epi16(m128i m1,m128i m2)	
PSUBW	m64 _mm_sub_pi16(m64 m1,m64 m2)	
PSUBD	m128i _mm_sub_epi32(m128i m1,m128i m2)	
PSUBD	m64 _mm_sub_pi32(m64 m1,m64 m2)	
PSUBQ	m128i _mm_sub_epi64(m128i m1,m128i m2)	
PSUBQ	m64 _mm_sub_si64(m64 m1,m64 m2)	
PSUBSB	m128i _mm_subs_epi8(m128i m1,m128i m2)	
PSUBSB	m64 _mm_subs_pi8(m64 m1,m64 m2)	
PSUBSW	m128i _mm_subs_epi16(m128i m1,m128i m2)	
PSUBSW	m64 _mm_subs_pi16(m64 m1,m64 m2)	
PSUBUSB	m128i _mm_subs_epu8(m128i m1,m128i m2)	
PSUBUSB	m64 _mm_subs_pu8(m64 m1,m64 m2)	
PSUBUSW	m128i _mm_subs_epu16(m128i m1,m128i m2)	
PSUBUSW	m64 _mm_subs_pu16(m64 m1,m64 m2)	
PTEST	int _mm_testz_si128(m128i s1,m128i s2)	
	int _mm_testc_si128(m128i s1,m128i s2)	
	int _mm_testnzc_si128(m128i s1,m128i s2)	
PUNPCKHBW	m64 _mm_unpackhi_pi8(m64 m1,m64 m2)	
PUNPCKHBW		
PUNPCKHWD		
PUNPCKHWD		
PUNPCKHDQ	m64 _mm_unpackhi_pi32(m64 m1,m64 m2)	
PUNPCKHDQ	m128i _mm_unpackhi_epi32(m128i m1,m128i m2)	
PUNPCKHQDQ	m128i _mm_unpackhi_epi64(m128i m1,m128i m2)	
PUNPCKLBW	m64 _mm_unpacklo_pi8 (m64 m1,m64 m2)	
PUNPCKLBW		
PUNPCKLWD	m64 _mm_unpacklo_pi16(m64 m1,m64 m2)	

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
PUNPCKLWD	m128i _mm_unpacklo_epi16(m128i m1,m128i m2)
PUNPCKLDQ	m64 _mm_unpacklo_pi32(m64 m1,m64 m2)
PUNPCKLDQ	m128i _mm_unpacklo_epi32(m128i m1,m128i m2)
PUNPCKLQDQ	m128i _mm_unpacklo_epi64(m128i m1,m128i m2)
PXOR	m64 _mm_xor_si64(m64 m1,m64 m2)
PXOR	m128i _mm_xor_si128(m128i m1,m128i m2)
RCPPS	m128 _mm_rcp_ps(m128 a)
RCPSS	m128 _mm_rcp_ss(m128 a)
ROUNDPD	m128 mm_round_pd(m128d s1, int iRoundMode)
	m128 mm_floor_pd(m128d s1)
	m128 mm_ceil_pd(m128d s1)
ROUNDPS	m128 mm_round_ps(m128 s1, int iRoundMode)
	m128 mm_floor_ps(m128 s1)
	m128 mm_ceil_ps(m128 s1)
ROUNDSD	m128d mm_round_sd(m128d dst,m128d s1, int iRoundMode)
	m128d mm_floor_sd(m128d dst,m128d s1)
	m128d mm_ceil_sd(m128d dst,m128d s1)
ROUNDSS	m128 mm_round_ss(m128 dst,m128 s1, int iRoundMode)
	m128 mm_floor_ss(m128 dst,m128 s1)
	m128 mm_ceil_ss(m128 dst,m128 s1)
RSQRTPS	m128 _mm_rsqrt_ps(m128 a)
RSQRTSS	m128 _mm_rsqrt_ss(m128 a)
SFENCE	void_mm_sfence(void)
SHUFPD	m128d _mm_shuffle_pd(m128d a,m128d b, unsigned int imm8)
SHUFPS	m128 _mm_shuffle_ps(m128 a,m128 b, unsigned int imm8)
SQRTPD	m128d _mm_sqrt_pd(m128d a)
SQRTPS	m128 _mm_sqrt_ps(m128 a)
SQRTSD	m128d _mm_sqrt_sd(m128d a)
SQRTSS	m128 _mm_sqrt_ss(m128 a)
STMXCSR	_mm_getcsr(void)
SUBPD	m128d _mm_sub_pd(m128d a,m128d b)
SUBPS	m128 _mm_sub_ps(m128 a,m128 b)
SUBSD	m128d _mm_sub_sd(m128d a,m128d b)
SUBSS	m128 _mm_sub_ss(m128 a,m128 b)
UCOMISD	int _mm_ucomieq_sd(m128d a,m128d b)
	int _mm_ucomilt_sd(m128d a,m128d b)
	int _mm_ucomile_sd(m128d a,m128d b)
	int _mm_ucomigt_sd(m128d a,m128d b)
	int _mm_ucomige_sd(m128d a,m128d b)
	int _mm_ucomineq_sd(m128d a,m128d b)
UCOMISS	int _mm_ucomieq_ss(m128 a,m128 b)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
	int _mm_ucomilt_ss(m128 a,m128 b)	
	int _mm_ucomile_ss(m128 a,m128 b)	
int _mm_ucomigt_ss(m128 a,m128 b)		
int _mm_ucomige_ss(m128 a,m128 b)		
int _mm_ucomineq_ss(m128 a,m128 b)		
UNPCKHPD	m128d _mm_unpackhi_pd(m128d a,m128d b)	
UNPCKHPS	m128 _mm_unpackhi_ps(m128 a,m128 b)	
UNPCKLPD	m128d _mm_unpacklo_pd(m128d a,m128d b)	
UNPCKLPS	m128 _mm_unpacklo_ps(m128 a,m128 b)	
XORPD	m128d _mm_xor_pd(m128d a,m128d b)	
XORPS	m128 _mm_xor_ps(m128 a,m128 b)	

# C.2 COMPOSITE INTRINSICS

Table C-2. Composite Intrinsics

Mnemonic	Intrinsic
(composite)	m128i _mm_set_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_set_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_set_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w1,short w0)
(composite)	m128i _mm_set_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7,char w6, char w5, char w4, char w3, char w2,char w1, char w0)
(composite)	m128i _mm_set1_epi64(m64 q)
(composite)	m128i _mm_set1_epi32(int a)
(composite)	m128i _mm_set1_epi16(short a)
(composite)	m128i _mm_set1_epi8(char a)
(composite)	m128i _mm_setr_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_setr_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_setr_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w, short w0)
(composite)	m128i _mm_setr_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8,char w7, char w6,char w5, char w4, char w3, char w2,char w1,char w0)
(composite)	m128i _mm_setzero_si128()
(composite)	m128 _mm_set_ps1(float w) m128 _mm_set1_ps(float w)
(composite)	m128cmm_set1_pd(double w)
(composite)	m128d _mm_set_sd(double w)
(composite)	m128d _mm_set_pd(double z, double y)
(composite)	m128 _mm_set_ps(float z, float y, float x, float w)
(composite)	m128d _mm_setr_pd(double z, double y)
(composite)	m128 _mm_setr_ps(float z, float y, float x, float w)
(composite)	m128d _mm_setzero_pd(void)
(composite)	m128 _mm_setzero_ps(void)

# Table C-2. Composite Intrinsics (Contd.)

Mnemonic	Intrinsic
MOVSD + shuffle	m128d _mm_load_pd(double * p) m128d _mm_load1_pd(double *p)
MOVSS + shuffle	m128 _mm_load_ps1(float * p) m128 _mm_load1_ps(float *p)
MOVAPD + shuffle	m128d _mm_loadr_pd(double * p)
MOVAPS + shuffle	m128 _mm_loadr_ps(float * p)
MOVSD + shuffle	void _mm_store1_pd(double *p,m128d a)
MOVSS + shuffle	void _mm_store_ps1(float * p,m128 a) void _mm_store1_ps(float *p,m128 a)
MOVAPD + shuffle	_mm_storer_pd(double * p,m128d a)
MOVAPS + shuffle	_mm_storer_ps(float * p,m128 a)

Numerics	BOUND range exceeded exception (#BR) 3-106
0000 B-42	Branch hints 2-2
64-bit mode	Brand information 3-228
control and debug registers 2-12	processor brand index 3-231
default operand size 2-12	processor brand string 3-229
direct memory-offset MOVs 2-11	BSF instruction 3-108
general purpose encodings B-18	BSR instruction 3-110
immediates 2-11	BSWAP instruction 3-112
introduction 2-7	BT instruction 3-113
machine instructions B-1	BTC instruction 3-115, 3-566
reg (reg) field B-4	BTR instruction 3-117, 3-566
REX prefixes 2-8, B-2	BTS instruction 3-119, 3-566
RIP-relative addressing 2-12	Byte order 1-5
SIMD encodings B-38	C
special instruction encodings B-65	C/C++ compiler intrinsics
summary table notation 3-8	compiler functional equivalents C-1
A	composite C-14
AAA instruction 3-18, 3-20	description of 3-12
AAD instruction 3-20	lists of C-1
AAM instruction 3-22	simple C-2
AAS instruction 3-24	Cache and TLB information 3-222
ADC instruction 3-26, 3-566	Cache Inclusiveness 3-200
ADDD instruction 3-18, 3-31, 3-291, 3-566	Caches, invalidating (flushing) 3-495, 5-582
ADDPD instruction 3-33	CALL instruction 3-122
ADDPS- Add Packed Single-Precision Floating-Point Values 3-36	GETSEC 6-3
Addressing methods	CBW instruction 3-139
RIP-relative 2-12	CDQ instruction 3-290
Addressing, segments 1-6	CDQE instruction 3-139
ADDSD- Add Scalar Double-Precision Floating-Point Values 3-39	CF (carry) flag, EFLAGS register 3-31, 3-113, 3-115, 3-117, 3-119,
ADDSD instruction 3-39	3-141, 3-156, 3-295, 3-465, 3-470, 4-148, 4-523, 4-598, 4-621,
ADDSS- Add Scalar Single-Precision Floating-Point Values 3-41	4-624, 4-665
ADDSUBPD instruction 3-43	CLC instruction 3-141
ADDSUBPS instruction 3-45	CLD instruction 3-142
AESDEC/AESDECLAST- Perform One Round of an AES Decryption	CLFLUSH instruction 3-145, 3-147
Flow 3-56	CPUID flag 3-221
AESIMC- Perform the AES InvMixColumn Transformation 3-52	CLI instruction 3-149
AESKEYGENASSIST - AES Round Key Generation Assist 3-59	CLTS instruction 3-153
AND instruction 3-61, 3-566	CMC instruction 3-156
ANDNPS- Bitwise Logical AND NOT of Packed Single Precision	CMOVcc flag 3-221
Floating-Point Values 3-73	
	CMOVcc instructions 3-157
ANDPD- Bitwise Logical AND of Packed Double Precision Floating Print Values 2, 64	CPUID flag 3-221
ing-Point Values 3-64	CMP instruction 3-161
ANDPD instruction 3-63	CMPPD- Compare Packed Double-Precision Floating-Point Values
ANDPS- Bitwise Logical AND of Packed Single Precision Float-	3-163
ing-Point Values 3-67	CMPPS- Compare Packed Single-Precision Floating-Point Values
Arctangent, x87 FPU operation 3-379	3-170
ARPL instruction 3-76	CMPS instruction 3-177, 4-550
authenticated code execution mode 6-3	CMPSB instruction 3-177
В	CMPSD- Compare Scalar Double-Precision Floating-Point Values
Base (operand addressing) 2-3	3-181
BCD integers	CMPSD instruction 3-177
packed 3-291, 3-293, 3-329, 3-331	CMPSQ instruction 3-177
unpacked 3-18, 3-20, 3-22, 3-24	CMPSS- Compare Scalar Single-Precision Floating-Point Values
BEXTR - Bit Field Extract 3-81	3-185
Binary numbers 1-6	CMPSW instruction 3-177
Bit order 1-5	CMPXCHG instruction 3-189, 3-566
BLSMSK - Get Mask Up to Lowest Set Bit 3-89	CMPXCHG16B instruction 3-191
bootstrap processor 6-16, 6-21, 6-29, 6-30	CPUID bit 3-219
BOUND instruction 3-106	CMPXCHG8B instruction 3-191

CPUID flag 3-221	processor type field 3-217
COMISD- Compare Scalar Ordered Double-Precision Floating-Point	RDMSR flag 3-221
Values and Set EFLAGS 3-194	returned in EBX 3-218
COMISS- Compare Scalar Ordered Single-Precision Floating-Point	returned in ECX & EDX 3-218
Values and Set EFLAGS 3-196	self snoop 3-222
Compatibility mode	SpeedStep technology 3-219
introduction 2-7	SS2 extensions flag 3-222
see 64-bit mode	SSE extensions flag 3-222
summary table notation 3-9	SSE3 extensions flag 3-219
Compatibility, software 1-5	SSSE3 extensions flag 3-219
Condition code flags, EFLAGS register 3-157	SYSENTER flag 3-221
Condition code flags, x87 FPU status word	SYSEXIT flag 3-221
flags affected by instructions 3-14	thermal management 3-226, 3-227, 3-228
	thermal management 3-220, 3-227, 3-220 thermal monitor 3-219, 3-222
setting 3-415, 3-417, 3-420	·
Conditional jump 3-511	time stamp counter 3-221
Conforming code segment 3-544	using CPUID 3-198
Constants (floating point), loading 3-369	vendor ID string 3-216
Control registers, moving values to and from 4-40	version information 3-199, 3-226
Cosine, x87 FPU operation 3-345, 3-397	virtual 8086 Mode flag 3-221
CPL 3-149, 5-92	virtual address bits 3-215
CPUID instruction 3-198, 3-221	WRMSR flag 3-221
36-bit page size extension 3-221	CQO instruction 3-290
APIC on-chip 3-221	CRO control register 4-640
basic CPUID information 3-199	CS register 3-123, 3-480, 3-502, 3-517, 4-36, 4-389
cache and TLB characteristics 3-199	CVTDQ2PD- Convert Packed Doubleword Integers to Packed Dou-
CLFLUSH flag 3-221	ble-Precision Floating-Point Values 3-240, 5-24, 5-30, 5-49, 5-51,
CLFLUSH instruction cache line size 3-218	5-56, 5-61, 5-76, 5-78
CMPXCHG16B flag 3-219	CVTDQ2PD instruction 3-237
CMPXCHG8B flag 3-221	CVTDQ2PS- Convert Packed Doubleword Integers to Packed Sin-
CPL qualified debug store 3-219	gle-Precision Floating-Point Values 3-244
debug extensions, CR4.DE 3-221	CVTPD2DQ- Convert Packed Double-Precision Floating-Point Val-
debug store supported 3-222	ues to Packed Doubleword Integers 3-247
deterministic cache parameters leaf 3-199, 3-202, 3-204,	CVTPD2PI instruction 3-251
3-205, 3-206, 3-207, 3-208, 3-209, 3-210, 3-213	CVTPD2PS- Convert Packed Double-Precision Floating-Point Val-
extended function information 3-214	ues to Packed Single-Precision Floating-Point Values 3-252
feature information 3-220	CVTPI2PD instruction 3-256
FPU on-chip 3-221	CVTPI2PS instruction 3-257
FSAVE flag 3-222	CVTPS2DQ- Convert Packed Single Precision Floating-Point Values
FXRSTOR flag 3-222	to Packed Signed Doubleword Integer Values 3-258
	<u> </u>
IA-32e mode available 3-214	CVTPS2DQ- Convert Packed Single Precision Floating-Point Values
input limits for EAX 3-216	to Packed Singed Doubleword Integer Values 5-46, 5-65, 5-67
L1 Context ID 3-219	CVTPS2PI instruction 3-264
local APIC physical ID 3-218	CVTSD2SI- Convert Scalar Double Precision Floating-Point Value
machine check architecture 3-221	to Doubleword Integer 3-265
machine check exception 3-221	CVTSI2SD- Convert Doubleword Integer to Scalar Double-Precision
memory type range registers 3-221	Floating-Point Value 5-24, 5-51, 5-56, 5-61, 5-78
MONITOR feature information 3-226	CVTSI2SS- Convert Doubleword Integer to Scalar Single-Precision
MONITOR/MWAIT flag 3-219	Floating-Point Value 3-271
MONITOR/MWAIT leaf 3-200, 3-201, 3-204, 3-210, 3-213	CVTSS2SD- Convert Scalar Single-Precision Floating-Point Value
MWAIT feature information 3-226	to Scalar Double-Precision Floating-Point Value 3-273
page attribute table 3-221	CVTSS2SI- Convert Scalar Single-Precision Floating-Point Value to
page size extension 3-221	Doubleword Integer 3-275
performance monitoring features 3-227	CVTTPD2DQ- Convert with Truncation Packed Double-Precision
physical address bits 3-215	Floating-Point Values to Packed Doubleword Integers 3-277
physical address extension 3-221	CVTTPD2PI instruction 3-281
power management 3-226, 3-227, 3-228	CVTTPS2DQ- Convert with Truncation Packed Single-Precision
processor brand index 3-218, 3-229	Floating-Point Values to Packed Signed Doubleword Integer Val-
processor brand string 3-215, 3-229	ues 3-282
processor serial number 3-199, 3-221	CVTTPS2PI instruction 3-285

CVTTSD2SI- Convert with Truncation Scalar Double-Precision	F
Floating-Point Value to Signed Integer 3-286	F2XM1 instruction 3-323, 3-435
CVTTSS2SI- Convert with Truncation Scalar Single-Precision Float-	FABS instruction 3-325
ing-Point Value to Integer 3-288	FADD instruction 3-326
CWD instruction 3-290	FADDP instruction 3-326
CWDE instruction 3-139	Far pointer, loading 3-550
D	Far return, RET instruction 4-553
D (default operation size) flag, segment descriptor 4-393	FBLD instruction 3-329
DAA instruction 3-291	FBSTP instruction 3-331
DAS instruction 3-293	FCHS instruction 3-333
Debug registers, moving value to and from 4-43	FCLEX instruction 3-335
DEC instruction 3-295, 3-566	FCMOVcc instructions 3-337
Denormalized finite number 3-420	FCOM instruction 3-339
Detecting and Enabling SMX	FCOMI instruction 3-342
level 2 6-1	FCOMIP instruction 3-342
DF (direction) flag, EFLAGS register 3-142, 3-178, 3-474, 3-568,	FCOMP instruction 3-339
4-111, 4-180, 4-600, 4-654	FCOMPP instruction 3-339
Displacement (operand addressing) 2-3	FCOS instruction 3-345
DIV instruction 3-297	FDECSTP instruction 3-347
Divide error exception (#DE) 3-297	FDIV instruction 3-348
DIVPD- Divide Packed Double-Precision Floating-Point Values	FDIVP instruction 3-348
3-300, 5-296	FDIVR instruction 3-351
DIVPS- Divide Packed Single-Precision Floating-Point Values	FDIVRP instruction 3-351
3-303	Feature information, processor 3-198
DIVSD- Divide Scalar Double-Precision Floating-Point Values 3-306	FFREE instruction 3-354
DIVSS- Divide Scalar Single-Precision Floating-Point Values 3-308,	FIADD instruction 3-326
3-316	FICOM instruction 3-355
DS register 3-177, 3-550, 3-568, 4-111, 4-180	FICOMP instruction 3-355
E	FIDIV instruction 3-348
EDI register 4-600, 4-654, 4-658	FIDIVR instruction 3-351
Effective address 3-554	FILD instruction 3-357
EFLAGS register	FIMUL instruction 3-375
condition codes 3-159, 3-337, 3-342	FINCSTP instruction 3-359
flags affected by instructions 3-14	FINIT instruction 3-360
popping 4-397	FINIT/FNINIT instructions 3-390
popping on return from interrupt 3-502	FIST instruction 3-362
pushing 4-516	FISTP instruction 3-362
pushing on interrupts 3-480	FISTTP instruction 3-365
saving 4-586	FISUB instruction 3-409
status flags 3-161, 3-514, 4-605, 4-690	FISUBR instruction 3-412
EIP register 3-123, 3-480, 3-502, 3-517	FLD instruction 3-367
EMMS instruction 3-315	FLD1 instruction 3-369
Encodings	FLDCW instruction 3-371
See machine instructions, opcodes	FLDENV instruction 3-373
ENTER instruction 3-318	FLDL2E instruction 3-369
GETSEC 6-3, 6-10	FLDL2T instruction 3-369
ES register 3-550, 4-180, 4-600, 4-658	FLDLG2 instruction 3-369
ESI register 3-177, 3-568, 4-111, 4-180, 4-654	FLDLN2 instruction 3-369
ESP register 3-123	FLDPI instruction 3-369
EVEX.Ř 3-5	FLDZ instruction 3-369
Exceptions	Floating point instructions
BOUND range exceeded (#BR) 3-106	machine encodings B-65
notation 1-6	Floating-point exceptions
overflow exception (#0F) 3-480	SSE and SSE2 SIMD 3-16
returning from 3-502	x87 FPU 3-16
GETSEC 6-3, 6-5	Flushing
Exponent, extracting from floating-point number 3-435	caches 3-495, 5-582
Extract exponent and significand, x87 FPU operation 3-435	TLB entry 3-497
EXTRACTPS- Extract packed floating-point values 3-321	FMUL instruction 3-375

FMULP instruction 3-375	H
FNCLEX instruction 3-335	HADDPD instruction 3-448, 3-449
FNINIT instruction 3-360	HADDPS instruction 3-451
FNOP instruction 3-378	Hexadecimal numbers 1-6
FNSAVE instruction 3-390	HLT instruction 3-454
FNSTCW instruction 3-403	HSUBPD instruction 3-455
FNSTENV instruction 3-373, 3-405	HSUBPS instruction 3-458
FNSTSW instruction 3-407	I .
FPATAN instruction 3-379	IA-32e mode
FPREM instruction 3-381	CPUID flag 3-214
FPREM1 instruction 3-383	introduction 2-7, 2-13, 2-35
FPTAN instruction 3-385	see 64-bit mode
FRNDINT instruction 3-387	see compatibility mode
FRSTOR instruction 3-388	IDIV instruction 3-461
FS register 3-550	IDT (interrupt descriptor table) 3-481, 3-559
FSAVE instruction 3-390	IDTR (interrupt descriptor table register) 3-559, 4-636
FSAVE/FNSAVE instructions 3-388	IF (interrupt enable) flag, EFLAGS register 3-149, 4-655
FSCALE instruction 3-393	Immediate operands 2-3
FSIN instruction 3-395	IMUL instruction 3-464
FSINCOS instruction 3-397	IN instruction 3-468
FSQRT instruction 3-399	INC instruction 3-470, 3-566
FST instruction 3-401	Index (operand addressing) 2-3
FSTCW instruction 3-403	Initialization x87 FPU 3-360
FSTENV instruction 3-405	initiating logical processor 6-4, 6-5, 6-10, 6-21, 6-22
FSTP instruction 3-401	INS instruction 3-474, 4-550
FSTSW instruction 3-407	INSB instruction 3-474
FSUB instruction 3-409	INSD instruction 3-474
FSUBP instruction 3-409	INSERTPS- Insert Scalar Single-Precision Floating-Point Value
FSUBR instruction 3-412	3-477
FSUBRP instruction 3-412	instruction encodings B-61, B-67, B-74
FTST instruction 3-415	Instruction format
FUCOM instruction 3-417	base field 2-3
FUCOMI instruction 3-342	description of reference information 3-1
FUCOMIP instruction 3-342	displacement 2-3
FUCOMP instruction 3-417	immediate 2-3
FUCOMPP instruction 3-417	index field 2-3
FXAM instruction 3-420	Mod field 2-3
FXCH instruction 3-422	ModR/M byte 2-3
FXRSTOR instruction 3-424	opcode 2-3
CPUID flag 3-222	operands 1-5
FXSAVE instruction 3-427, 5-579, 5-580, 5-608, 5-620, 5-625,	prefixes 2-1
5-629, 5-632, 5-635, 5-638, 5-641	r/m field 2-3
CPUID flag 3-222	reg/opcode field 2-3
FXTRACT instruction 3-393, 3-435	scale field 2-3
FYL2X instruction 3-437	SIB byte 2-3
FYL2XP1 instruction 3-439	See also: machine instructions, opcodes
G CDT (clobal decorrected to black 2, EEO, 2, EEO,	Instruction reference, nomenclature 3-1
GDT (global descriptor table) 3-559, 3-562	Instruction set, reference 3-1
GDTR (global descriptor table register) 3-559, 4-610	INSW instruction 3-474 INT 3 instruction 3-480
General-purpose instructions	
64-bit encodings B-18	Integer, storing, x87 FPU data type 3-362 Intel 64 architecture
non-64-bit encodings B-7 General-purpose registers	instruction format 2-1
moving value to and from 4-36	Intel NetBurst microarchitecture 1-3
popping all 4-393	Intel software network link 1-8
pushing all 4-514	Intel VTune Performance Analyzer
GETSEC 6-1, 6-2, 6-5	related information 1-8
GS register 3-550	Intel Xeon processor 1-1
45 / 45/Julia   5 Julia   5 Julia	Intel® Trusted Execution Technology 6-3
	inter Trasted exception recimology of 3

Inter-privilege level	LSL instruction 3-573
call, CALL instruction 3-122	LSS instruction 3-550
return, RET instruction 4-553	LTR instruction 3-576
Interrupts	LZCNT - Count the Number of Leading Zero Bits 3-578
returning from 3-502	M
software 3-480	Machine check architecture
INTn instruction 3-480	CPUID flag 3-221
INTO instruction 3-480	description 3-221
Intrinsics	Machine instructions
compiler functional equivalents C-1	64-bit mode B-1
composite C-14	condition test (tttn) field B-6
description of 3-12	direction bit (d) field B-6
list of C-1	floating-point instruction encodings B-65
simple C-2	general description B-1
INVD instruction 3-495	general-purpose encodings B-7-B-38
INVLPG instruction 3-497	legacy prefixes B-1
IOPL (I/O privilege level) field, EFLAGS register 3-149	MMX encodings B-39-B-42
IRET instruction 3-502	opcode fields B-2
IRETD instruction 3-502	operand size (w) bit B-4
1	P6 family encodings B-42
Jcc instructions 3-511	Pentium processor family encodings B-38
IMP instruction 3-516	reg (reg) field B-3, B-4
Jump operation 3-516	REX prefixes B-2
L	segment register (sreg) field B-5
L1 Context ID 3-219	sign-extend (s) bit B-5
LAHF instruction 3-543	SIMD 64-bit encodings B-38
LAR instruction 3-544	special 64-bit encodings B-65
Last branch	special fields B-2
interrupt & exception recording	special-purpose register (eee) field B-5
	SSE encodings B-43-B-49
description of 4-568 LDDQU instruction 3-547	SSE2 encodings B-49-B-59
-	
LDMXCSR instruction 3-549, 4-530, 5-584	SSE3 encodings B-60-B-61
LDS instruction 3-550	SSSE3 encodings B-61-B-64
LDT (local descriptor table) 3-562	VMX encodings B-118, B-119
LDTR (local descriptor table register) 3-562, 4-638	See also: opcodes
LEA instruction 3-554	Machine status word, CRO register 3-564, 4-640
LEAVE instruction 3-556	MASKMOVDQU instruction 4-43
LES instruction 3-550	MASKMOVQ instruction 5-291
LFENCE instruction 3-558	MAXPD- Maximum of Packed Double-Precision Floating-Point Val-
LFS instruction 3-550	ues 4-12
LGDT instruction 3-559	MAXPS- Maximum of Packed Single-Precision Floating-Point Val-
LGS instruction 3-550	ues 4-15
LIDT instruction 3-559	MAXSD- Return Maximum Scalar Double-Precision Floating-Point
LLDT instruction 3-562	Value 4-18
LMSW instruction 3-564	MAXSS- Return Maximum Scalar Single-Precision Floating-Point
Load effective address operation 3-554	Value 4-20
LOCK prefix 3-27, 3-32, 3-61, 3-115, 3-117, 3-119, 3-189, 3-295,	measured environment 6-1
3-470, 3-566, 4-165, 4-168, 4-170, 4-598, 4-665, 5-599, 5-604,	Measured Launched Environment 6-1, 6-25
5-612	MFENCE instruction 4-22
Locking operation 3-566	MINPD- Minimum of Packed Double-Precision Floating-Point Val-
LODS instruction 3-568, 4-550	ues 4-23
LODSB instruction 3-568	MINPS- Minimum of Packed Single-Precision Floating-Point Values
LODSD instruction 3-568	4-26
LODSQ instruction 3-568	MINSD- Return Minimum Scalar Double-Precision Floating-Point
LODSW instruction 3-568	Value 4-29
Log (base 2), x87 FPU operation 3-439	MINSS- Return Minimum Scalar Single-Precision Floating-Point Val-
Log epsilon, x87 FPU operation 3-437	ue 4-31
LOOP instructions 3-571	MLE 6-1
LOOPcc instructions 3-571	MMX instructions

CPUID flag for technology 3-222 encodings B-39	Values 4-130 MOVUPS- Move Unaligned Packed Single-Precision Floating-Point
Mod field, instruction format 2-3	Values 4-134
Model & family information 3-226	MOVZX instruction 4-138
ModR/M byte 2-3	MSRs (model specific registers)
16-bit addressing forms 2-5	reading 4-532
32-bit addressing forms of 2-6	MUL instruction 3-22, 4-148
description of 2-3	MULPD- Multiply Packed Double-Precision Floating-Point Values
MONITOR instruction 4-33	4-150
CPUID flag 3-219	MULPS- Multiply Packed Single-Precision Floating-Point Values
feature data 3-226	4-153
MOV instruction 4-35	MULSD- Multiply Scalar Double-Precision Floating-Point Values
MOV instruction (control registers) 4-40, 4-62, 4-64	4-156
MOV instruction (debug registers) 4-43, 4-53	MULSS- Multiply Scalar Single-Precision Floating-Point Values
MOVAPD- Move Aligned Packed Double-Precision Floating-Point	4-158
Values 4-45	Multi-byte no operation 4-165, 4-167, B-13
MOVAPS- Move Aligned Packed Single-Precision Floating-Point	MULX - Unsigned Multiply Without Affecting Flags 4-160
Values 4-49	MVMM 6-1, 6-5, 6-37
MOVD instruction 4-53	MWAIT instruction 4-162
MOVDDUP- Replicate Double FP Values 4-59	CPUID flag 3-219
MOVDQ2Q instruction 4-79	feature data 3-226
MOVDQA- Move Aligned Packed Integer Values 4-66	N
MOVDQU- Move Unaligned Packed Integer Values 4-71	NaN. testing for 3-415
MOVHLPS - Move Packed Single-Precision Floating-Point Values	Near
High to Low 4-80	return, RET instruction 4-553
MOVHPD- Move High Packed Double-Precision Floating-Point Val-	NEG instruction 3-566, 4-165
ues 4-82	NetBurst microarchitecture (see Intel NetBurst microarchitecture)
MOVHPS- Move High Packed Single-Precision Floating-Point Val-	No operation 4-165, 4-167, B-12
ues 4-84	Nomenclature, used in instruction reference pages 3-1
MOVLPD- Move Low Packed Double-Precision Floating-Point Val-	NOP instruction 4-167
ues 4-88	NOT instruction 3-566, 4-168
MOVLPS- Move Low Packed Single-Precision Floating-Point Values	Notation
4-90	bit and byte order 1-5
MOVMSKPD instruction 4-92	exceptions 1-6
MOVMSKPS instruction 4-94	hexadecimal and binary numbers 1-6
MOVNTDQ instruction 4-110	instruction operands 1-5
MOVNTDQ- Store Packed Integers Using Non-Temporal Hint 4-98	reserved bits 1-5
MOVNTI instruction 4-110	segmented addressing 1-6
MOVNTPD- Store Packed Double-Precision Floating-Point Values	Notational conventions 1-5
Using Non-Temporal Hint 4-102	NT (nested task) flag, EFLAGS register 3-502
MOVNTPS- Store Packed Single-Precision Floating-Point Values	0
Using Non-Temporal Hint 4-104	OF (carry) flag, EFLAGS register 3-465
MOVNTQ instruction 4-106	OF (overflow) flag, EFLAGS register 3-31, 3-480, 4-148, 4-598,
MOVQ instruction 4-53, 4-107	4-621, 4-624, 4-665
MOVQ2DQ instruction 4-110	Opcode format 2-3
MOVS instruction 4-111, 4-550	Opcodes
MOVSB instruction 4-111	addressing method codes for A-1
MOVSD Instruction 4-111	extensions A-17
MOVSD- Move or Merge Scalar Double-Precision Floating-Point	extensions tables A-18
Value 4-115	group numbers A-17
MOVSHDUP- Replicate Single FP Values 4-118	integers
MOVSLDUP- Replicate Single FP Values 4-121	one-byte opcodes A-7
MOVSQ instruction 4-111	two-byte opcodes A-7
MOVSS- Move or Merge Scalar Single-Precision Floating-Point Value 4-124	key to abbreviations A-1
MOVSW instruction 4-111	look-up examples A-3, A-17, A-20
MOVSX instruction 4-111	ModR/M byte A-17 one-byte opcodes A-3, A-7
MOVSXD instruction 4-128	opcode maps A-1
MOVUPD- Move Unaligned Packed Double-Precision Floating-Point	operand type codes for A-2

register codes for A-3	PHADDD instruction 4-284
superscripts in tables A-6	PHADDSW instruction 4-288
two-byte opcodes A-4, A-5, A-7	PHADDW instruction 4-284
VMX instructions B-118, B-119	PHSUBD instruction 4-292
x87 ESC instruction opcodes A-20	PHSUBSW instruction 4-295
Operands 1-5	PHSUBW instruction 4-292
OR instruction 3-566, 4-170	Pi 3-369
ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point	PINSRW instruction 4-300, 4-427
Values 4-175	PMADDUBSW instruction 4-302
OUT instruction 4-178	PMADDUDSW instruction 4-302
OUTS instruction 4-180, 4-550	PMADDWD instruction 4-305
OUTSB instruction 4-180	PMULHRSW instruction 4-365
OUTSD instruction 4-180	PMULHUW instruction 4-369
OUTSW instruction 4-180	PMULHW instruction 4-373
Overflow exception (#0F) 3-480	PMULLW instruction 4-381
P	PMULUDQ instruction 4-385
P6 family processors	POP instruction 4-388
description of 1-1	POPA instruction 4-393
machine encodings B-42	POPAD instruction 4-393
PABSB instruction 4-184, 4-198, 5-84, 5-419, 5-430, 5-445	POPF instruction 4-397
PABSD instruction 4-184, 4-198, 5-84, 5-419, 5-430, 5-445	POPFD instruction 4-397
PABSW instruction 4-184, 4-198, 5-84, 5-419, 5-430, 5-445	POPFQ instruction 4-397
PACKSSDW instruction 4-190	POR instruction 4-401
PACKSSWB instruction 4-190	PREFETCHh instruction 4-404
PACKUSWB instruction 4-203	PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to
PADDB/PADDW/PADDD/PADDQ - Add Packed Integers 4-208	Write and T1 Hint 4-408
PADDSB instruction 4-215	Prefixes
PADDSW instruction 4-215	Address-size override prefix 2-2
PADDUSB instruction 4-219	Branch hints 2-2
PADDUSW instruction 4-219	branch hints 2-2
PALIGNR instruction 4-223	instruction, description of 2-1
PAND instruction 4-227	legacy prefix encodings B-1
PANDN instruction 4-230	LOCK 2-1, 3-566
GETSEC 6-4	Operand-size override prefix 2-2
PAUSE instruction 4-233	REP or REPE/REPZ 2-1
PAVGB instruction 4-234	REP/REPE/REPZ/REPNE/REPNZ 4-549
PAVGW instruction 4-234	REPNE/REPNZ 2-1
PCE flag, CR4 register 4-537	REX prefix encodings B-2
PCLMULQDQ - Carry-Less Multiplication Quadword 5-315, 5-324	Segment override prefixes 2-2
PCMPEQB instruction 4-248	PSADBW instruction 4-408
PCMPEQD instruction 4-248	PSHUFB instruction 4-412
PCMPEQW instruction 4-248	PSHUFD instruction 4-416
PCMPGTB instruction 4-261	PSHUFHW instruction 4-420
PCMPGTD instruction 4-261	PSHUFLW instruction 4-423
PCMPGTW instruction 4-261	PSHUFW instruction 4-426
PDEP - Parallel Bits Deposit 4-274	PSIGNB instruction 4-427
PE (protection enable) flag, CRO register 3-564	PSIGND instruction 4-427
Pending break enable 3-222	PSIGNW instruction 4-427
Pentium 4 processor 1-1	PSLLD instruction 4-433
Pentium II processor 1-3	PSLLDQ instruction 4-431
Pentium III processor 1-3	PSLLQ instruction 4-433
Pentium Pro processor 1-3	PSLLW instruction 4-433
Pentium processor 1-1	PSRAD instruction 4-445
Pentium processor family processors	PSRAW instruction 4-445
machine encodings B-38	PSRLD instruction 4-457
Performance-monitoring counters	PSRLDQ instruction 4-455
CPUID inquiry for 3-227	PSRLQ instruction 4-457
PEXT - Parallel Bits Extract 4-276	PSRLW instruction 4-457
PEXTRW instruction 4-281	PSUBB instruction 4-469
I CATIAN HISH UCHOIT TELUT	1 うしし 11311 はにはいけ エニサンプ

PSUBD instruction 4-469	Rounding
PSUBQ instruction 4-476	modes, floating-point operations 4-568
PSUBSB instruction 4-479	Rounding control (RC) field
PSUBSW instruction 4-479	MXCSR register 4-568
PSUBUSB instruction 4-483	x87 FPU control word 4-568
PSUBUSW instruction 4-483	Rounding, round to integer, x87 FPU operation 3-387
PSUBW instruction 4-469	ROUNDPD- Round Packed Double-Precision Floating-Point Values
PTEST- Packed Bit Test 3-538	4-666
PUNPCKHBW instruction 4-491	RPL field 3-76
PUNPCKHDQ instruction 4-491	RSM instruction 4-577
PUNPCKHQDQ instruction 4-491	RSQRTPS instruction 4-579
PUNPCKHWD instruction 4-491	RSQRTSS instruction 4-581
PUNPCKLBW instruction 4-501	S
PUNPCKLDQ instruction 4-501	Safer Mode Extensions 6-1
PUNPCKLQDQ instruction 4-501	SAHF instruction 4-586
PUNPCKLWD instruction 4-501	SAL instruction 4-588
PUSH instruction 4-511	SAR instruction 4-588
PUSHA instruction 4-514	SBB instruction 3-566, 4-597
PUSHAD instruction 4-514	Scale (operand addressing) 2-3
PUSHF instruction 4-516	Scale, x87 FPU operation 3-393
PUSHFD instruction 4-516	Scan string instructions 4-600
PXOR instruction 4-518	SCAS instruction 4-550, 4-600
R	SCASB instruction 4-600
R/m field, instruction format 2-3	SCASD instruction 4-600
RC (rounding control) field, x87 FPU control word 3-362, 3-369,	SCASW instruction 4-600
3-401	Segment
RCL instruction 4-521	descriptor, segment limit 3-573
RCPPS instruction 4-526	limit 3-573
RCPSS instruction 4-528	registers, moving values to and from 4-36
RCR instruction 4-521	selector, RPL field 3-76
RDMSR instruction 4-532, 4-537, 4-545	Segmented addressing 1-6
CPUID flag 3-221	Self Snoop 3-222
RDPMC instruction 4-535, 4-537, 5-588	GETSEC 6-2, 6-4, 6-5
RDTSC instruction 4-539, 4-545, 4-547	SENTER sleep state 6-10
Reg/opcode field, instruction format 2-3	SETcc instructions 4-604
Related literature 1-7	GETSEC 6-4
Remainder, x87 FPU operation 3-383	SF (sign) flag, EFLAGS register 3-31
REP/REPE/REPZ/REPNE/REPNZ prefixes 3-178, 3-475, 4-181,	SFENCE instruction 4-609
4-549	SGDT instruction 4-610
Reserved	SHAF instruction 4-586
use of reserved bits 1-5	Shift instructions 4-588
Responding logical processor 6-4	SHL instruction 4-588
responding logical processor 6-4, 6-5	SHLD instruction 4-621
RET instruction 4-553	SHR instruction 4-588
REX prefixes	SHRD instruction 4-624
addressing modes 2-9	SHUFPD - Shuffle Packed Double Precision Floating-Point Values
and INC/DEC 2-8	4-627, 4-666
encodings 2-8, B-2	SHUFPS - Shuffle Packed Single Precision Floating-Point Values
field names 2-9	4-632
ModR/M byte 2-8	SIB byte 2-3
overview 2-8	32-bit addressing forms of 2-7, 2-20
REX.B 2-8	description of 2-3
REX.R 2-8	SIDT instruction 4-610, 4-636
REX.W 2-8	Significand, extracting from floating-point number 3-435
special encodings 2-11	SIMD floating-point exceptions, unmasking, effects of 3-549,
RIP-relative addressing 2-12	4-530, 5-584
ROL instruction 4-521	Sine, x87 FPU operation 3-395, 3-397
ROR instruction 4-521	SINIT 6-4
RORX - Rotate Right Logical Without Affecting Flags 4-566	SLDT instruction 4-638

GETSEC 6-4 SMSW instruction 4-640	SUBSD- Subtract Scalar Double-Precision Floating-Point Values $4\text{-}672$
SpeedStep technology 3-219 SQRTPD- Square Root of Double-Precision Floating-Point Values	SUBSS- Subtract Scalar Single-Precision Floating-Point Values 4-674
4-666	SWAPGS instruction 4-676
SQRTPD—Square Root of Double-Precision Floating-Point Values	SYSCALL instruction 4-678
4-642	SYSENTER instruction 4-681
SQRTPS- Square Root of Single-Precision Floating-Point Values	CPUID flag 3-221
4-645	SYSEXIT instruction 4-684
SQRTSD - Compute Square Root of Scalar Double-Precision Floaties Point Value 4 C40 4 C66	CPUID flag 3-221
ing-Point Value 4-648, 4-666	SYSRET instruction 4-687
SQRTSS - Compute Square Root of Scalar Single-Precision Floating Reight Value 4 650	•
ing-Point Value 4-650 Square root, Fx87 PU operation 3-399	Tangent, x87 FPU operation 3-385 Task register
SS register 3-550, 4-36, 4-389	loading 3-576
SSE extensions	storing 4-662
cacheability instruction encodings B-49	Task switch
CPUID flag 3-222	CALL instruction 3-122
floating-point encodings B-43	return from nested task, IRET instruction 3-502
instruction encodings B-43	TEST instruction 4-690, 5-576
integer instruction encodings B-47	Thermal Monitor
memory ordering encodings B-49	CPUID flag 3-222
SSE2 extensions	Thermal Monitor 2 3-219
cacheability instruction encodings B-59	CPUID flag 3-219
CPUID flag 3-222	Time Stamp Counter 3-221
floating-point encodings B-50	Time-stamp counter, reading 4-545, 4-547
integer instruction encodings B-55	TLB entry, invalidating (flushing) 3-497
SSE3	Trusted Platform Module 6-5
CPUID flag 3-219	TS (task switched) flag, CRO register 3-153
SSE3 extensions	TSS, relationship to task register 4-662
CPUID flag 3-219	TZCNT - Count the Number of Trailing Zero Bits 4-694
event mgmt instruction encodings B-60	U LICOMISD Lipordored Compare Scalar Double Precision Float
floating-point instruction encodings B-60 integer instruction encodings B-61	UCOMISD - Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS 4-696
SSSE3 extensions B-61, B-67, B-74	UCOMISD instruction 4-694
CPUID flag 3-219	UCOMISS - Unordered Compare Scalar Single-Precision Float-
Stack, pushing values on 4-511	ing-Point Values and Set EFLAGS 4-698
Status flags, EFLAGS register 3-159, 3-161, 3-337, 3-342, 3-514,	UD2 instruction 4-700
4-605, 4-690	Undefined, format opcodes 3-415
STC instruction 4-653	Unordered values 3-339, 3-415, 3-417
STD instruction 4-654	UNPCKHPD- Unpack and Interleave High Packed Double-Precision
Stepping information 3-226	Floating-Point Values 4-705
STI instruction 4-655	UNPCKHPS- Unpack and Interleave High Packed Single-Precision
STMXCSR instruction 4-657	Floating-Point Values 4-709
STOS instruction 4-550, 4-658	UNPCKLPD- Unpack and Interleave Low Packed Double-Precision
STOSB instruction 4-658	Floating-Point Values 4-713
STOSD instruction 4-658	UNPCKLPS- Unpack and Interleave Low Packed Single-Precision
STOSQ instruction 4-658	Floating-Point Values 4-717
STOSW instruction 4-658	V
STR instruction 4-662	VALIGND/VALIGNQ- Align Doubleword/Quadword Vectors 4-720,
String instructions 3-177, 3-474, 3-568, 4-111, 4-180, 4-600, 4-658	5-5 VBLENDMPD- Blend Float64 Vectors Using an OpMask Control 5-9
SUB instruction 3-24, 3-293, 3-566, 4-664	VCVTPD2UDQ- Convert Packed Double-Precision Floating-Point
SUBPD- Subtract Packed Double Precision Floating-Point Values	Values to Packed Unsigned Doubleword Integers 5-27
4-666	VCVTPS2UDQ- Convert Packed Single Precision Floating-Point Val-
SUBPD- Subtract Packed Double-Precision Floating-Point Values	ues to Packed Unsigned Doubleword Integer Values 5-40
4-666	VCVTSD2USI- Convert Scalar Double Precision Floating-Point Val-
SUBPS- Subtract Packed Single-Precision Floating-Point Values	ue to Unsigned Doubleword Integer 5-53
4-669	VCVTSS2USI- Convert Scalar Single-Precision Floating-Point Value

to Unsigned Doubleword Integer 5-54

VCVTTPD2UDQ- Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers 5-58

VCVTTPS2UDQ- Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values 5-63

VCVTTSD2USI- Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer 5-69

VCVTTSS2USI- Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer 5-70

VCVTUDQ2PD- Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values 4-720, 5-72

VCVTUDQ2PS- Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values 5-74

VCVTUSI2SD- Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value 5-80

VCVTUSI2SS- Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value 5-82

VERR instruction 5-92

Version information, processor 3-198

VERW instruction 5-92

VEX 3-3

VEX.B 3-3

VEX.L 3-3, 3-4

VEX.mmmmm 3-3

VEX.pp 3-3, 3-4

VEX.R 3-4

VEX.W 3-3

VEX.X 3-3

VEXP2PD—Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error 5-94

VEXP2PS—Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error 6-10

VEXTRACTF128- Extract Packed Floating-Point Values 5-94
VFMADD132SS/VFMADD213SS/VFMADD231SS - Fused Multiply-Add of Scalar Single-Precision Floating-Point Values 5-137
VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD - Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values 5-140

VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS - Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values 5-150

VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values 5-186

VFMSUB132SD/VFMSUB213SD/VFMSUB231SD - Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values 5-193

VFMSUB132SS/VFMSUB213SS/VFMSUB231SS - Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values 5-196

VFMSUBADD132PD/VFMSUBADD231PD - Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values 5-159

 ues 5-199

VFNMADD132PS/VFNMADD213PS/VFNMADD231PS - Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values 5-206

VFNMADD132SD/VFNMADD231SD - Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values 5-212

VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD - Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values 5-230

VGATHERDPS/VGATHERDPD - Gather Packed Single, Packed Double with Signed Dword 5-255

VGATHERDPS/VGATHERQPS - Gather Packed SP FP values Using Signed Dword/Qword Indices 5-250

VGATHERPFODPS/VGATHERPFOQPS/VGATHERPFODPD/VGATHE RPFOQPD - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using TO Hint 5-258

VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHE RPF1QPD - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint 6-14

VGATHERQPS/VGATHERQPD -Gather Packed Single, Packed Double with Signed Qword Indices 5-258

VINSERTF128/VINSERTF32x4/VINSERTF64x4- Insert Packed Floating-Point Values 5-283

VINSERTI128/VINSERTI32x4/VINSERTI64x4- Insert Packed Integer Values 5-287

Virtual Machine Monitor 6-1

VM (virtual 8086 mode) flag, EFLAGS register 3-502

VMM 6-1

VPBLENDMD- Blend Int32 Vectors Using an OpMask Control 5-298 VPBROADCASTM—Broadcast Mask to Vector Register 5-20

 $\label{local_problem} \mbox{VPCMPD/VPCMPUD - Compare Packed Integer Values into Mask} \\ \mbox{5-318}$ 

VPCMPQ/VPCMPUQ - Compare Packed Integer Values into Mask 5-321

VPCONFLICTD/Q - Detect Conflicts Within a Vector of Packed Dword, Packed Qword Values into Dense Memory/Register 5-94 VPERM2I128 - Permute Integer Values 5-347

VPERMI2B - Full Permute of Bytes from Two Tables Overwriting the Index 5-5, 6-6

VPERMILPD- Permute Double-Precision Floating-Point Values 5-362

VPERMILPS- Permute Single-Precision Floating-Point Values 5-367

VPERMPD - Permute Double-Precision Floating-Point Elements 5-347

VPERMT2W/D/Q/PS/PD—Full Permute from Two Tables Overwriting one Table 5-381

VPGATHERDD/VPGATHERDQ- Gather Packed Dword, Packed Qword with Signed Dword Indices 5-399

VPGATHERDQ/VPGATHERQQ - Gather Packed Qword values Using Signed Dword/Qword Indices 5-402

VPGATHERQD/VPGATHERQQ- Gather Packed Dword, Packed Qword with Signed Qword Indices 5-406

VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values 5-409

VPMOVDB/VPMOVSDB/VPMOVUSDB - Down Convert DWord to Byte 5-422

VPMOVDW/VPMOVSDW/VPMOVUSDW - Down Convert DWord to

Word 5-426	RC field 3-362, 3-369, 3-401
VPMOVQB/VPMOVSQB/VPMOVUSQB - Down Convert QWord to	restoring 3-388
Byte 5-433	saving 3-390, 3-405
VPMOVQD/VPMOVSQD/VPMOVUSQD - Down Convert QWord to	storing 3-403
DWord 5-437	x87 FPU data pointer 3-373, 3-388, 3-390, 3-405
VPMOVQW/VPMOVSQW/VPMOVUSQW - Down Convert QWord to	x87 FPU instruction pointer 3-373, 3-388, 3-390, 3-405
Word 5-441	x87 FPU last opcode 3-373, 3-388, 3-390, 3-405
VPMULTISHIFTQB - Select Packed Unaligned Bytes from Quad-	x87 FPU status word
word Source 5-341	condition code flags 3-339, 3-355, 3-415, 3-417, 3-420
VPTERNLOGD/VPTERNLOGQ - Bitwise Ternary Logic 5-496	loading 3-373
VPTESTMD/VPTESTMQ - Logical AND and Set Mask 5-499	restoring 3-388
VRCP28PD—Approximation to the Reciprocal of Packed Dou-	saving 3-390, 3-405, 3-407
ble-Precision Floating-Point Values with Less Than 2^-28 Relative	TOP field 3-359
Error 5-529	x87 FPU flags affected by instructions 3-14
VRCP28PS—Approximation to the Reciprocal of Packed Sin-	x87 FPU tag word 3-373, 3-388, 3-390, 3-405
gle-Precision Floating-Point Values with Less Than 2^-28 Relative	XABORT - Transaction Abort 5-597
Error 5-529	XADD instruction 3-566, 5-599
VRCP28SD—Approximation to the Reciprocal of Scalar Dou-	XCHG instruction 3-566, 5-604
ble-Precision Floating-Point Value with Less Than 2^-28 Relative	
<u> </u>	XCR0 5-641, 5-642
Error 6-22	XEND - Transaction End 5-606
VRCP28SS—Approximation to the Reciprocal of Scalar Single-Pre-	XGETBV 5-608, 5-620, 5-625, B-42
cision Floating-Point Value with Less Than 2^-28 Relative Error	XLAB instruction 5-610
6-26	XLAT instruction 5-610
VRSQRT28PD—Approximation to the Reciprocal Square Root of	XOR instruction 3-566, 5-612
Packed Double-Precision Floating-Point Values with Less Than	XORPD- Bitwise Logical XOR of Packed Double Precision Float-
2^-28 Relative Error 5-557	ing-Point Values 5-614
VRSQRT28PS—Approximation to the Reciprocal Square Root of	XORPS- Bitwise Logical XOR of Packed Single Precision Float-
Packed Single-Precision Floating-Point Values with Less Than	ing-Point Values 5-617
2^-28 Relative Error 6-32	XRSTOR B-42
VRSQRT28SD—Approximation to the Reciprocal Square Root of	
	XSAVE 5-608, 5-623, 5-624, 5-627, 5-628, 5-629, 5-630, 5-631,
Scalar Double-Precision Floating-Point Value with Less Than	5-632, 5-633, 5-634, 5-635, 5-637, 5-638, 5-640, 5-641, 5-642,
2^-28 Relative Error 6-30	B-42
VRSQRT28SS—Approximation to the Reciprocal Square Root of	XSETBV 5-635, 5-641, B-42
Scalar Single-Precision Floating-Point Value with Less Than 2^-28	XTEST - Test If In Transactional Execution 5-643
Relative Error 6-34	Z
VSCATTERPFODPS/VSCATTERPFOQPS/VSCATTERPFODPD/VSCA	ZF (zero) flag, EFLAGS register 3-189, 3-544, 3-571, 3-573,
TTERPFOQPD—Sparse Prefetch Packed SP/DP Data Values with	4-550, 5-92
Signed Dword, Signed Qword Indices Using TO Hint with Intent to	
Write 5-571	
VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCA	
TTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with	
Signed Dword, Signed Qword Indices Using T1 Hint with Intent to	
Write 6-38	
W	
WAIT/FWAIT instructions 5-581	
GETSEC 6-4	
WBINVD instruction 5-582	
WBINVD/INVD bit 3-200	
Write-back and invalidate caches 5-582	
WRMSR instruction 5-586	
CPUID flag 3-221	
X	
x87 FPU	
checking for pending x87 FPU exceptions 5-581	
constants 3-369	
initialization 3-360	
instruction opcodes A-20	
x87 FPU control word loading 3-371, 3-373	
10a010013-3713-373	