5118020-03 Operating System

Paging: Smaller Tables

OSTEP Chapter 20


Shin Hong

Memory-efficient Page Table Structures

- Array-based page tables take up too much memory even though most page entries remain unused (i.e., invalid)
 - -e.g., for example of a 32-bit address space with 4 KB pages, a per-process page table takes 4 MB
- Approaches
 - 1. use bigger pages
 - 2. per-segment page tables
 - 3. multi-level page tables
 - 4. inverted page table

Paging: Smaller Page Tables

Per-segment Page Table



PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0		-	-
-	0		-	-
-	0	_	-	-
23	1	rw-	1	1
-	0	_	-	-
-	0		-	-
-	0	—	-	-
-	0		-	-
-	0		-	-
-	0		-	-
-	0	—	-	-
-	0	—	-	-
-	0		-	-
28	1	rw-	1	1
4	1	rw-	1	1

- Motivation: it is likely that only first few pages of each segment is used
- Allocate a variable-length a page table for each segment
 - re-use base-bound register pairs
 - a base register points to the beginning of a page table, and a bound register represents the number of allocated pages in the segment


Paging: Smaller Page Tables

Example

3 3 2 1 0 9	2	=	$\overline{}$			2			1 7	1	1 5	1	13	1	1	1	9	8	<u>0</u>	0	<u>0</u> 5	04	03	0	0	0
Seg						VF	PN													Off	set	t				

- use the two bits to represent a segment identifier
 - 01 for code, 10 for the heap, 11 for the stack
- access a segment page table at a TLB miss


```
SN = (VirtualAddress & SEG_MASK) >> SN_SHIFT
VPN = (VirtualAddress & VPN_MASK) >> VPN_SHIFT
AddressOfPTE = Base[SN] + (VPN * sizeof(PTE))
```



Paging: Smaller Page Tables

Multi-level Page Tables

- Divide a page table into page-size units
 - A page table spans over multiple pages
 - Do not allocate a page if the corresponding piece of a page table has no valid entry
- Create a page directory as an index of the allocated pages for a page table
 E.g.



Paging: Smaller Page Tables

Example

- Address size of 16 KB (2¹⁴) with 64-byte pages
 - 256 VPNs
 - if a PTE is in 4 bytes, a page table takes 1 KB which is for 16 frames
- Suppose that only six VPNs, 0, 1, 4, 5, 254 and 255 are used, and the rest are unused

0000 0000	code	VPN offset	Page Directory	Page of PT (@PFN:100)	Page of PT (@PFN:101)
0000 0001	code	13 12 11 10 9 8 7 6 5 4 3 2 1 0	PFN valid?	PFN valid prot	PFN valid prot
0000 0010	(free)		100 1	10 1 r-x	
0000 0011	(free)	Page Directory Index Page Table Index	— 0 0	23 1 r-x — 0 —	_ 0
0000 0100	heap		0 0	_ 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
0000 0101	heap	DDEAdd. DaraDinDara DDIndar * ai-aaf/DDE\	_ 0	80 1 rw-	_ 0
	·	PDEAddr = PageDirBase + PDIndex * sizeof(PDE)	- 0	59 1 rw-	_ 0 _
0000 0110	(free)			— 0 —	— 0 —
0000 0111	(free)	DTEATL (DDEATL DEATL CHIET)		— 0 —	_ 0
	(55)	PTEAddr = (PDEAddr->PFN << SHIFT)	- 0	_ 0 _	_ 0 _
	all free	+ PTIndex * sizeof(PTE)	0	— 0 —	_ 0 _
	all free	11111dex 312e01(112)	0	— 0 —	_ 0 _
1111 1100	(froo)		_ 0	— 0 —	_ 0 _
	(free)		_ 0	— 0 —	_ 0 _
1111 1101	(free)		_ 0	_ 0 _	_ 0 _
1111 1110	stack		- 0	_ 0 _	55 1 rw-
			101 1	— 0 —	45 1 rw-
1111 1111	stack				

2024-05-31

Two-level Page Table Control Flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
   (Success, TlbEntry) = TLB_Lookup(VPN)
  if (Success == True) // TLB Hit
     if (CanAccess(TlbEntry.ProtectBits) == True)
       Offset = VirtualAddress & OFFSET MASK
       PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
       Register = AccessMemory(PhysAddr)
     else
       RaiseException (PROTECTION_FAULT)
                         // TLB Miss
   else
10
     // first, get page directory entry
11
     PDIndex = (VPN & PD_MASK) >> PD_SHIFT
12
     PDEAddr = PDBR + (PDIndex * sizeof(PDE))
13
             = AccessMemory(PDEAddr)
     PDE
14
     if (PDE.Valid == False)
15
       RaiseException (SEGMENTATION_FAULT)
16
     else
17
       // PDE is valid: now fetch PTE from page table
       PTIndex = (VPN & PT_MASK) >> PT_SHIFT
19
       PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE))
20
       PTE
               = AccessMemory(PTEAddr)
21
       if (PTE.Valid == False)
22
         RaiseException (SEGMENTATION_FAULT)
23
       else if (CanAccess(PTE.ProtectBits) == False)
24
         RaiseException (PROTECTION FAULT)
25
       else
26
         TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits)
27
         RetryInstruction()
```

Paging: Smaller Page Tables


Inverted Page Table

- Keep a single page table for the entire system
 - -each frame is mapped to a pair of a process ID and a VPN
 - -each frame has a single entry
- Searching the entry for a VPN of a process in an inverted page table takes much more time than in a per-process page table
 - linear search, hashing, etc.

Paging: Smaller Page Tables

Intel x86-64


- 64 bits is ginormous (> 16 exabytes)
- In practice only implement 48 bit addressing
 - Page sizes of 4 KB, 2 MB, 1 GB
 - Four levels of paging hierarchy
- Can also use PAE so virtual addresses are 48 bits and physical addresses are 52 bits



Paging: Smaller Page Tables

ARM Architecture

- Modern, energy efficient, 32-bit CPU for mobile platform
- 4 KB and 16 KB pages
- 1 MB and 16 MB sections (large-size pages)
- two-level paging for pages & One-level paging for sections
- Two levels of TLBs
 - Inner is single main TLB
 - Outer level has two micro TLBs (one data, one instruction)
 - First inner is checked, on miss outers are checked, and on miss page table walk performed by CPU



Paging: Smaller Page Tables