[Half Adder]





Figure 1 - Half Adder

```
TB
// Testbench for the half adder module
// This module applies all possible combinations of 1-bit inputs (a, b)
// and observes the outputs sum and carry.
module half_adder_tb;
  reg net_test_a, net_test_b;
  wire net_test_sum, net_test_carry;
  // Instantiate the Device Under Test (DUT)
  half adder uut (
   .A(net test a),
   .B(net_test_b),
   .S(net test sum),
   .C(net_test_carry)
  // Initial block to perform test cases
  initial begin
   // Create VCD file for waveform analysis
   $dumpfile("dump.vcd");
   $dumpvars;
   $display("HA - Half Adder Test Results");
   $display("----");
   // Display signal values at every change
   $monitor("Time=%0t, a=%b, b=%b, sum=%b, carry=%b", $time, net_test_a, net_test_b, net_test_sum, net_test_carry);
   // Apply 4 input combinations
```

```
net_test_a = 1'b0; net_test_b = 1'b0; #10;
net_test_a = 1'b0; net_test_b = 1'b1; #10;
net_test_a = 1'b1; net_test_b = 1'b0; #10;
net_test_a = 1'b1; net_test_b = 1'b1; #10;

// End simulation
$finish;
end
endmodule
```

Simulation Result by EDA playground



Run OuestaSim by Makefile

```
meynchangMECHICIANX-jDocuments/halfAdder_makefile

with a control of the control of
```

