

#### Real Time & Embedded Systems


STM32 GPIO and Timers



#### **GPIO**




### **Memory Map of Cortex-M4**






#### Memory Map of STM32L4






#### **GPIO Memory Map**



5




#### **GPIO Memory Map**







### **Output Data Register (ODR)**





#### **Output Data Register (ODR)**







# Dereferencing a Memory Address

**ASCR** 0x4800002C BRR 0x48000028 AFR[1] 0x48000024 AFR[0] 0x48000020 LCKR 0x4800001C **BSRR** 0x48000018 ODR 0x48000014 IDR 0x48000010 **PUPDR** 0x4800000C **OSPEEDR** 0x48000008 **OTYPER** 0x48000004 MODER 0x48000000


```
typedef struct {
 volatile uint32 t MODER;
                              // Mode register
 volatile uint32 t OTYPER;
                             // Output type register
 volatile uint32 t OSPEEDR;
                             // Output speed register
 volatile uint32 t PUPDR;
                              // Pull-up/pull-down register
 volatile uint32 t IDR;
                              // Input data register
 volatile uint32 t ODR;
                              // Output data register
 volatile uint32 t BSRR;
                              // Bit set/reset register
 volatile uint32 t LCKR;
                              // Configuration lock register
 volatile uint32 t AFR[2];
                              // Alternate function registers
 volatile uint32 t BRR;
                              // Bit Reset register
 volatile uint32 t ASCR;
                              // Analog switch control register
} GPIO TypeDef;
// Casting memory address to a pointer
#define GPIOA ((GPIO TypeDef *) 0x48000000)
```

**GPIOA->ODR** |= 1UL<<13;



### **General Purpose Input/Output**


CPIO)



- 8 GPIO Ports:
   A, B, C, D, E, F, G, H
- Up to 16 pins in each port




# Basic Structure of an I/O Port Bit Input and Output






# GPIO Input: Pull Up and Pull Down

A digital input can have three states: High, Low, and High-Impedance (also called floating, tri-stated, HiZ)



Pull-Up

If external input is HiZ, the input is read as a valid HIGH.




Pull-Down

If external input is HiZ, the input is read as a valid LOW.




### **Buttons / switches**






### I/O Debouncing

Example signal when a button is pressed





### Noisy analog signals ...




#### **Analog signals**

- Noisy
- Rise and fall slowly (small slew rate)
- A button press can generate a noisy transition for up to 20 msec if not debounced in hardware





## ... produce noisy digital signals






### **Schmitt Trigger**







#### **Basic Structure of an I/O Port Bit:**



GPIO Pull-up/Pull-down Register (PUPDR)

00 = No pull-up, pull-down 01 = Pull-up

10 = Pull-down 11 = Reserved



#### **TIMERS**




#### **Timer**

- Free-run counter (independent of processor)
- Functions
  - Input capture
  - Output compare
  - Pulse-width modulation (PWM) generation
  - One-pulse mode output
- STM has many application notes (on all aspects of the STM32)
  - App note AN4776 General Purpose Timer Cookbook




#### Timer: Clock



$$f_{CK\_CNT} = \frac{f_{CL\_PSC}}{PSC + 1}$$




#### **Timer: Output**






#### **Timer: Input Capture**






#### **Multi-Channel Outputs**





#### **PWM Mode**

(Pulse Width Modulation)



Period = 
$$T_{off} + T_{on}$$

Duty Cycle = 
$$\frac{T_{on}}{T_{off} + T_{on}}$$


Mode	Counter < Reference	Counter ≥ Reference
PWM mode 1 (Low True)	Active Low	Inactive
PWM mode 2 (High True)	Inactive	Active High




# Edge-aligned Mode (Up-counting)

ARR = 6, RCR = 0









ARR = Auto-Reload Register

UEV = Update Event


RCR = Repetition Count Register



# Edge-aligned Mode (down-counting)

$$ARR = 6$$
,  $RCR = 0$ 

Clock \_\_\_\_\_\_




Counter underflow
Update event (UEV)





## **Center-aligned Mode**

ARR = 6, RCR = 0



Period = (2 \* ARR) \* Clock Period = 12 \* Clock Period




## PWM Mode 1 (Low-True)

Timer Output = High if counter < CCR Low if counter ≥ CCR

Upcounting mode, ARR = 6, CCR = 3, RCR = 0

Clock \_\_\_\_\_\_




Duty Cycle = 
$$\frac{CCR}{ARR + 1}$$
$$= \frac{3}{7}$$



Upcounting mode, ARR = 6, CCR = 3, RCR = 0

#### 



Duty Cycle = 
$$1 - \frac{CCR}{ARR + 1}$$


$$= \frac{4}{7}$$



Timer Output = Low if counter < CCR High if counter ≥ CCR

Upcounting mode, ARR = 6, CCR = 3, RCR = 0





Duty Cycle = 
$$1 - \frac{CCR}{ARR + 1}$$


$$= \frac{2}{7}$$



Timer Output =  $\begin{cases} Low \text{ if counter} < CCR \\ High \text{ if counter} \ge CCR \end{cases}$ 

Center-aligned mode, ARR = 6, CCR = 3, RCR = 0

Clock \_\_\_\_\_\_



Duty Cycle = 
$$1 - \frac{CCR}{ARR}$$

$$= \frac{1}{2}$$

Period = 2 \* ARR \* Clock Period = 12 \* Clock Period




Timer Output = Low if counter < CCR

High if counter ≥ CCR

Center-aligned mode, ARR = 6, CCR = 3, RCR = 0

#### Clock \_\_\_\_\_\_



Duty Cycle = 
$$1 - \frac{CCR}{ARR}$$

$$= \frac{5}{6}$$


Period = 2 \* ARR \* Clock Period = 12 \* Clock Period



#### **Auto-Reload Register (ARR)**

Auto-Reload Preload Enable (ARPE) bit in TIMx\_CR1

#### **ARPE = 1 (Synchronous Update)**



If UDIS bit in TIMx\_CR1 is 1, UEV event is disabled.

#### **ARPE = 0 (Asynchronous Update)**








#### Repetition Counter Register (RCR)

Counter-aligned mode

Edge-aligned mode










#### Repetition Counter Register (RCR)

#### Counter-aligned mode

#### Edge-aligned mode






## Repetition Counter Register (RCR)

#### Counter-aligned mode

#### Edge-aligned mode






## Repetition Counter Register (PCR)

#### Counter-aligned mode

#### Edge-aligned mode






# **Repetition Counter Register (PCR)**



(by SW)

#### Edge-aligned mode

(by SW)



(by SW)



# **PWM Output Polarity**

Mode	Counter < CCR	Counter ≥ CCR	
PWM mode 1 (Low True)	Active (Low)	Inactive	
PWM mode 2 (High True)	Inactive	Active (High)	

#### **Output Polarity:**


• Software can program the CCxP bit in the TIMx\_CCER register

	Active	Inactive	
Active High	High Voltage	Low Voltage High Voltage	
Active Low	Low Voltage		



## **Up-Counting: Left Edge-aligned**


Upcounting mode, ARR = 6, CCR = 3, RCR = 0






## **PWM Mode 2: Right Edge-aligned**

Upcounting mode, ARR = 6, CCR = 3, RCR = 0





## **PWM Mode 2: Center Aligned**





#### The devil is in the detail


- Timer output control
- Enable Timer Output
  - MOE: Main output enable
  - OSSI: Off-state selection for Idle mode
  - OSSR: Off-state selection for Run mode
  - CCxE: Enable of capture/compare output for channel x
  - CCxNE: Enable of capture/compare complementary output for channel x

Control bits				Output states <sup>(1)</sup>			
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state	
1	×	×	0	0	Output disabled (not driven by the timer: Hi-Z) OCx=0, OCxN=0		
		0	0	1	Output disabled (not driven by the timer: Hi-Z) OCx=0	OCxREF + Polarity OCxN = OCxREF xor CCxNP	
		0	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Output Disabled (not driven by the timer: Hi-Z) OCxN=0	
	^	Х	1	1	OCREF + Polarity + dead- time	Complementary to OCREF (not OCREF) + Polarity + dead-time	
			1	0	1	Off-State (output enabled with inactive state) OCx=CCxP	OCxREF + Polarity OCxN = OCxREF x or CCxNP
		1	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Off-State (output enabled with inactive state) OCxN=CCxNP	
	0		Х	Х	Output Disabled (not driven by the timer: Hi-Z) OCx=CCxP, OCxN=CCxNP  Off-State (output enabled with inactive state) Asynchronously: OCx=CCxP, OCxN=CCxNP (if BRK or BRK2 is triggered). Then (this is valid only if BRK is triggered), if the clock is present: OCx=OISx and OCxN=OISxN after a dead-time, assuming that OISx and OISxN do not correspond to OCX and OCxN both in active state (may cause a short circuit when driving switches in half-bridge configuration).  Note: BRK2 can only be used if OSSI = OSSR = 1.		
	1	1 X	0	0			
			0	1			
0			1	0			
			1	1			



# **Input Capture**


Monitor both rising and falling edge






# **Input Capture**

Monitor only rising edges or only falling edge






# **Input Capture**





# **Input Capture Diagram**






# WHY IS THE MEASUREMENT OF TIME INTERESTING???



# Bats use echolocation to map their surroundings?





## **Ultrasonic Distance Sensor**



$$Distance = \frac{Round\ Trip\ Time \times Speed\ of\ Sound}{2}$$


$$= \frac{Round Trip Time(\mu s) \times 10^{-6} \times 340m/s}{2}$$
$$= \frac{Round Trip Time(\mu s)}{58}$$



### **Ultrasonic Distance Sensor**



The delay from triggered chirp to echo response is the round-trip time  $t_{RT}$ .



Distance  $(cm) = \frac{Round\ trip\ time\ (\mu s)}{58}$ 

If  $t_{RT}$  is 60*ms*, no obstacle is detected.



## **Ultrasonic Distance Sensor**

