## Writeup Minju Kang

First, I started with testing the given test bench with behavioral decoder. <Behavioral>


```
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog decoder.v
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog decoder.t.v
mindew@mindew:~/Desktop/CompArch/HW2$ ./a.out
En A0 A1| 00 01 02 03 | Expected Output
                    0 |
  0
              0
      0
           0
                 0
                         All false
  1
      0
           0
              0
                 0
                    0 I
                         All false
  0
      1
           0
              0
                 0
                    0
                         All false
                         All false
  1
      1
           0
              0
                 0
                    0 |
                    0 |
  0
     0 I
           1
              0
                 0
                         00 Only
  1
                         01 Only
      0
           0
              1
                 0
                    0
                    0
                         02 Only
  0
      1
           0
              0
                 1
                         03 Only
              0
                 0
                     1 |
```

Then, I built the structural decoder with 2 NOT gates and 8 AND gates (4 for inputs and 4 for inputs & enable).

<Structural>

```
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog decoder.t.v
nindew@mindew:~/Desktop/CompArch/HW2$ ./a.out
VCD info: dumpfile decoder.vcd opened for output.
En A0 A1
          00 01 02 03 | Expected Output
              0
                 0
                     0
                         All false
  0
      0
           0
                 0
  1
      0
           0
              0
                     0
                         All false
  0
      1
           0
              0
                 0
                     0
                         All false
  1
      1
           0
              0
                 0
                     0
                         All false
  0
           1
              0
                 0
                     0
                         00 Only
      0
                     0
      0
           0
              1
                 0
                         01 Only
  0
              0
                 1
                         02 Only
           0
                     0
      1
           0
              0
                 0
                     1
                         03 Only
```

With dumped .vcd file, I checked that the structural decoder corresponds with waveform.



Then, I built 4 input multiplexer with 2 NOT gates and 8 AND gates (4 for addresses and 4 for inputs & addresses), 2 OR gates (1 for in0 and in1, 1 for in2 and in3). Following is truth tables for behavioral and structural multiplexer. Then, I checked gtkwave.

### <Behavioral>

```
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog multiplexer.v
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog multiplexer.t.v
mindew@mindew:~/Desktop/CompArch/HW2$ ./a.out
A0 A1 |
                   D | Out | Expected Output
         Α
            В
               C
   0
         0
            х
                   х
                        0
                              0
                Х
   0
                        1
                              1
         1
            х
                Х
                   Х
                              0
   0
                        0
         Х
            0
               Х
                   X |
                              1
   0
         х
            1
                Х
                   Х
                        1
0
   1
                0
                              0
         х
            Х
                   x |
                        0
   1
                1
                        1
                              1
         Х
            Х
                   x |
                              0
   1
         х
            Х
                Х
                   0 |
                        0
   1
                        1
                              1
                Х
                   1
            х
```

### <Structural>

```
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog multiplexer.v
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog multiplexer.t.v
mindew@mindew:~/Desktop/CompArch/HW2$ ./a.out
VCD info: dumpfile multiplexer.vcd opened for output.
A0 A1 |
         Α
            В
               C
                  D | Out | Expected Output
  0
         0
                        0
                             0
            х
               Х
                   Х
  0
         1
                        1
                             1
            Х
               Х
                  Х
  0
                             0
         Х
            0
               Х
                  x |
                        0
  0
            1
                  x |
                        1
                             1
         Х
               Х
0
  1
               0
                        0
                             0
         Х
            Х
                  Х
  1
                  x |
                        1
                             1
         Х
            Х
               1
   1
                  0 |
                        0
                           0
            Х
               Х
         Х
            Х
               Х
                   1
                        1
                             1
         Х
```



Red sections indicate null part of the logic (X)

Finally, I built FULL adder with 2 XOR gates, 2 AND gates and 1 OR gate. Followings are truth tables for behavioral and structural adder. Then, gtkwave result is checked with the truth tables.

# <Behavioral>

mindew@mindew:~/Desktop/CompArch/HW2\$ ./a.out									
Α	В	Τ	Cin	Τ	S	Cout	ExpectedS	ExpectedC	
0	0	Т	0	Т	0	0	0	0	
0	0	Т	1	Т	1	0	1	0	
0	1	Т	0	Т	1	0	1	0	
0	1	Т	1	Т	0	1	0	1	
1	0	Т	0	Т	1	0	1	0	
1	0	Т	1	Т	0	1	0	1	
1	1	Ī	0	T	0	1	0	1	
1	1	1	1	1	1	1	1	<u>1</u>	

### <Structural>

```
mindew@mindew:~/besktop/comparch/Hw25 iverilog adder.v
mindew@mindew:~/Desktop/CompArch/HW2$ iverilog adder.t.v
mindew@mindew:~/Desktop/CompArch/HW2$ ./a.out
              S
A B | Cin |
                 Cout | ExpectedS ExpectedC
               0
                    0
                                        0
0 0 |
        1
                             1
               1
                    0
                                        0
  1 |
        0
               1
                    0
                             1
                                        0
  1 |
        1
               0
                    1
                             0
                                        1
   0 |
        0
               1
                    0
                             1
                                        0
        1
               0
   0 |
                             0
               0
                                        1
                    1
                             0
```

