



STATIC TIMING ANALYSIS




Analyse Timing Path:


A section between a pair of flip flops



Combinational Logic



Timing Parameters in a Flip Flop:





Setup time: The minimum time before which the data is required before arrival active edge of clock
=> Required Time
=> T_{setup}

Hold time: The minimum amount of time the data should be stable after the arrival of clock edge
=> T_{hold}


Ultimately, the data arrival should satisfy T_{setup} & T_{hold}

Data should not change in Setup & Hold window


How to calculate the maximum frequency @ which a timing path can work



Multi Clock Paths



How the report is created?



Class Exercise: Find the Critical path & calculate max frequency

