1. VIADL Code Structure

module fa (

input [3:0] 2. y

input Cin,

output [3:0] 5,

output cout

);

where [4:0] sum:

assign sum: nery;

assign sum: Sum[3:0];

assign out: Sum[n];

endmodule

```
.vhd
  Entity
   Arch
   LIBRARY ieee;
USE ieee. Std-logic_1164.all;
     USE jeer. Std-logic_Signed.all;
         POYE (
              cin: in std-logic;
            NIY: in Std_logic_Vector (3 downto 0);
                S: Out Std-logic-Vector (3 dumb 0);
              Cout : out std-logic
     Mochitecture behav of fa is
             Signal sum: Std-logic_vector (4 drantoo);
        beg:n
              Sum <= (10 & x) + y + Cin i

concat

concat

Sum (3 downto 0);
                  c & sum (4);
          end behav;
```