STATIC TIMING ANALYSIS Analyse Timing Path:

A Section between a pair of flip flops

Data Data Capture & Wirt Clock

Launch Capture Fire Fy Ex: F1 - F2 F2 - F3 Combinational Ligic Timing Parameter in a Flip Flop: sompthold Time: The minimum time before which the Tree, }
data is required before Setup time: The minimum amount of time the data Should be Stable after the arrival of clock edge arrival active edge of clock Required Time Ultimately, the data arrival Should Satisfy Teetrep & Thold Data Should not Change in Setup & Hold window How to calculate the maximum frequency @ which a timing Path can work Tc 791 CIL Example 100 W H 2 (10 ms + Tsemp (f2) X 8 Ns 50 mm 120 m the max frequences output delas False path input & out puts Should be registered Difference between required time Hold Slack Slack Setup Slack Camal T- Tsehip Tsetup RT TCAN + Tcombo RT > Thold 14 AT & Thold AT - RT ideally ideally it Should be possifive Setup Slack positive If negative the If the value is negative there is Setup violation Hold Vislation happens Multi Clock Paths Tumbo Laurch Muticycle paths It whe report is Created? ¥3 0.2 ns 7 ns + 0.5 = 7.6 m Which one has max delay Class Exercise: Find the Critical path & Calculationar frevency 3 NS F2 4 MS F3