

# Introduction to Embedded System Design using Zynq



# Objectives

- > **After completing this module, you will be able to:**
  - >> Define a Zynq SoC processor component
  - >> Enumerate the key aspects of the Zynq SoC processing system
  - >> Describe the embedded design flow
  - >> Understand the function of the IP Integrator tool
  - >> Indicate how the hardware design is linked to the software development environment

# Outline

- > ***Embedded Processor Component***
- > Overview of Vivado for Embedded System Design
- > Embedded System Development Flow
- > Hardware Platform Creation
- > SDK Software Platform
- > Summary



# Embedded Design Architecture in Zynq

## > Embedded design with Zynq is based on:

- >> Processor and peripherals
  - Dual ARM® Cortex™ -A9 processors of Zynq-7000 SoC
  - AXI interconnect
  - AXI component peripherals
  - Reset, clocking, debug ports
- >> Software platform for processing system
  - Bare Metal Applications or OS's (e.g. Linux, FreeRTOS)
  - C language support
  - Processor services
  - C drivers for hardware
- >> User application
  - Interrupt service routines (optional)



# The PS and the PL


## > The Zynq-7000 SoC architecture consists of two major sections

### >> PS: Processing system

- Dual ARM Cortex-A9 processor based
  - Single core versions available
- Multiple peripherals
- Hard silicon core

### >> PL: Programmable logic


- Uses the same 7 series programmable logic
  - Artix™-based devices: Z-7010, Z-7015 and Z-7020 (high-range I/O banks only)
  - Kintex™-based devices: Z-7030, Z-7035, Z-7045, and Z-7100 (mix of high-range and high-performance I/O banks)





# Zynq Architecture Built-in Peripherals

- > **Two USB 2.0 OTG/Device/Host**
- > **Two Tri- Mode GigE (10/100/1000)**
- > **Two SD/SDIO interfaces**
  - >> Memory, I/O and combo cards
- > **Two CAN 2.0Bs, SPIs , I2Cs, UARTs**
- > **Four GPIO 32bit Blocks**
  - >> 54 available through MIO; other available through EMIO
- > **Multiplexed Input/Output (MIO)**
  - >> Multiplexed pinout of peripherals and static memories
- > **Extended MIO**
  - >> Maps PS peripheral ports to the PL



# Outline

- > Embedded Processor Component
- > ***Overview of Vivado for Embedded Design***
- > Embedded System Development Flow
- > Hardware Platform Creation
- > SDK Software Platform
- > Summary





## > What are Vivado, IP Integrator and SDK?

- >> Vivado is the tool suite for Xilinx FPGA design and includes capability for embedded system design
  - IP Integrator, is part of Vivado and allows system level design of the hardware part of an Embedded system
    - Integrated into Vivado
  - Vivado includes all the tools, IP, and documentation that are required for designing systems with the Zynq-7000 SoC hard core and/or Xilinx MicroBlaze soft core processor
  - Vivado + IPI replaces ISE/EDK
- >> SDK is an Eclipse-based software design environment
  - Enables the integration of hardware and software components
  - Links from Vivado

## > Vivado is the overall project manager and is used for developing non-embedded hardware and instantiating embedded systems

- >> Vivado/IP Integrator flow is recommended for developing Zynq embedded systems


# Vivado Components

## > Vivado/IP Integrator

- >> Design environment for configuration of PS, and hardware design for PL
- >> Hardware Platform (xml)
- >> Platform, software, and peripheral simulation
- >> Vivado logic analyzer integration

## > Software Development Kit (SDK)

- >> Project workspace
- >> Hardware platform definition
- >> Board Support Package (BSP)
- >> Software application
- >> Software debugging



# Embedded System Tools: Hardware

## > Hardware and software development tools

- >> IP Integrator
- >> IP Packager
- >> Hardware netlist generation
- >> Simulation model generation
- >> Xilinx Microprocessor Debugger (XMD)
- >> Hardware debugging using Vivado logic analyzer



# Embedded System Tools: Software

- > **Eclipse IDE-based Software Development Kit (SDK)**
  - >> Board support package creation
  - >> GNU software development tools
  - >> C/C++ compiler for the MicroBlaze and ARM Cortex-A9 processors (gcc)
  - >> Debugger for the MicroBlaze and ARM Cortex-A9 processors (gdb)
  - >> TCF framework – multicore debug
- > **Board support packages (BSPs)**
  - >> Stand-alone BSP
    - Free basic device drivers and utilities from Xilinx
    - NOT an RTOS



# Vivado View

## > Customizable panels


### > A: Project Management

### > B: IP Integrator

### > C: FPGA Flow


### > D: Project view/Preview Panel

### > E: Console, Messages, Logs



# Zynq Customization Processing System

- > Zynq Block Design
- > PS-PL Interface Configuration
- > Peripheral I/O Pins
- > MIO Configuration/Table View
- > Clock Configuration
- > DDR Configuration
- > SMC Timing Calculation
- > Interrupts



# MIO Configuration

Re-customize IP

**ZYNQ7 Processing System (5.5)**

Documentation Presets IP Location Import XPS Settings

**Page Navigator**

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration**
- Clock Configuration
- DDR Configuration
- SMC Timing Calculation
- Interrupts

**MIO Configuration** [Summary Report](#)

Bank 0 I/O Voltage: LVC MOS 3.3V Bank 1 I/O Voltage: LVC MOS 1.8V

Search:

Peripheral	IO	Signal	IO Type	Speed	Pullup	Direction
<b>I/O Peripherals</b>						
> <input checked="" type="checkbox"/> ENET 0	MIO 16 .. 27					
> <input type="checkbox"/> ENET 1						
> <input checked="" type="checkbox"/> USB 0	MIO 28 .. 39					
> <input type="checkbox"/> USB 1						
> <input checked="" type="checkbox"/> SD 0	MIO 40 .. 45					
> <input type="checkbox"/> SD 1						
> <input checked="" type="checkbox"/> UART 0	MIO 14 .. 15					
> <input type="checkbox"/> UART 1						
> <input type="checkbox"/> I2C 0						
> <input type="checkbox"/> I2C 1						
> <input type="checkbox"/> SPI 0						
> <input type="checkbox"/> SPI 1						

OK Cancel

# Peripheral I/O Pins

Re-customize IP

**ZYNQ7 Processing System (5.5)**

Documentation Presets IP Location Import XPS Settings

**Page Navigator**

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins**
- MIO Configuration
- Clock Configuration
- DDR Configuration
- SMC Timing Calculation
- Interrupts

**Peripheral I/O Pins** [Summary Report](#)

Search: Q

Bank 0 LVCMOS 3.3V Bank 1 LVCMOS 1.8V

Peripherals

- ☒ Quad SPI Flash
- ☐ SRAM/NOR Flash
- ☐ NAND Flash
- ☒ Ethernet 0
- ☐ Ethernet 1
- ☒ USB 0
- ☐ USB 1
- ☒ SD 0
- ☐ SD 1
- ☐ SPI 0
- ☐ SPI 1
- ☒ UART 0
- ☐ UART 1

Diagram showing peripheral I/O pin assignments across Bank 0 and Bank 1. The diagram includes a grid of pins (0-25) and various peripheral blocks (Quad SPI Flash, SRAM/NOR Flash, NAND Flash, Ethernet 0, USB 0, SD 0, SD 1, SPI 0, SPI 1, UART 0, UART 1) mapped to specific pins. The Quad SPI Flash is assigned to pins 0-5. The SRAM/NOR Flash is assigned to pins 6-11. The NAND Flash is assigned to pins 12-17. The Ethernet 0 is assigned to pins 18-23. The USB 0 is assigned to pins 24-25. The SD 0 is assigned to pins 26-27. The SD 1 is assigned to pins 28-29. The SPI 0 is assigned to pins 30-31. The SPI 1 is assigned to pins 32-33. The UART 0 is assigned to pins 34-35. The UART 1 is assigned to pins 36-37.

OK Cancel



# Project Files

## > Top level Directory

>> .xpr Vivado Project File (xml file), log files, journal

## > .srcs

>> Project source files, IP Integrator files

## > .sim

>> Simulation related files

## > .runs


>> Synthesis, Implementation runs

## > .sdk

>> SDK Export directory, Hardware Platform (xml)

## > .cache

>> Temporary Files




# Outline

- > Embedded Processor Component
- > Overview of Vivado
- > ***Embedded System Development Flow***
- > Hardware Platform Creation
- > SDK Software Platform
- > Summary




# Embedded System Design Flow for Zynq-7000 SoC



# Embedded System Design using Vivado


- > **Create a new Vivado project, or open an existing project**
- > **Invoke IP Integrator**
- > **Construct(modify) the hardware portion of the embedded design**
- > **Create (Update) top level HDL wrapper**
- > **[optional] Synthesize any non-embedded components and implement in Vivado**
- > **Export the hardware description, and launch SDK**
- > **Create a new software board support package and application projects in the SDK**
- > **Compile the software with the GNU cross-compiler in SDK**
- > **[optional] Download the programmable logic's completed bitstream**
- > **Use SDK to download the program (the ELF file)**

# Embedded System Design using Vivado




# Integrator Block Diagram

- > IP Integrator Block Diagram opens a blank canvas
- > IP can be added from the IP catalog
- > Drag and drop interface
- > Intelligent Design environment
  - >> Design Assistance
  - >> Connection automation
  - >> Highlights valid connections
  - >> Group, create hierarchal blocks
- > Can create and import custom IP using IP Packager




# Configuring Hardware in IP Integrator

- > Double click blocks to access configuration options
- > Drag pointer to make connections
  - >> Highlights valid connections
- > Connection Automation
  - >> Automatically connect recognised interfaces
- > Automatically Redraw system



# Exporting to SDK


- > **Export hardware first**
  - >> The Hardware Description File (hdf) format file containing all the relevant information will be created and placed under the \*.sdk directory
  - >> Include bitstream if generated
- > **Launch SDK**
  - >> Software development is performed with the Xilinx Software Development Kit tool (SDK)
- > **The SDK tool will then associate user software projects to hardware**





# Software Development Flow

- > **Create hardware platform project**
  - >> Automatically performed when SDK tool is launched from Vivado project
- > **Create BSP**
  - >> System software, board support package
- > **Create software application**
- > **Create linker script**
- > **Build project**
  - >> compile, assemble, link output file `<app_project>.elf`



# Configuring FPGA and Downloading Application

- > **Download the bitstream**
  - >> Only if PL is used
  - >> Input file *<top\_name>.bit*
- > **The bitstream can be downloaded from either**
  - >> Vivado
  - >> SDK
- > **Requires that the download cable is connected**

# Outline

- > Embedded Processor Component
- > Overview of Vivado
- > Embedded System Development Flow
- > ***Hardware Platform***
- > SDK Software Platform
- > Summary





# Clock Configuration

## > Clock Configuration

- >> Input frequency can be set
  - Processor, DDR
- >> All IOP clock frequencies can be set
- >> PL fabric clocks can be enabled and configured
- >> Set Timers

**Page Navigator**

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration**
- DDR Configuration
- SMC Timing Calculation
- Interrupts

**Clock Configuration** [Summary Report](#)

**Basic Clocking** **Advanced Clocking**


Input Frequency (MHz) 50.000000 CPU Clock Ratio 6:2:1

Search:

Component	Clock Source	Requested Frequ...	Actual Frequency(...)	Range(MHz)
Processor/Memory Clocks				
CPU	ARM PLL	650	650.000000	50.0 : 667.0
DDR	DDR PLL	525	525.000000	200.000000 : 534.000...
IO Peripheral Clocks				
SMC	IO PLL	100	100.000000	10.000000 : 100.000000
QSPI	IO PLL	200	10.000000	10.000000 : 200.000000
ENET0	IO PLL	1000 Mbps	10.000000	
ENET1	IO PLL	1000 Mbps	10.000000	
SDIO	IO PLL	50	50.000000	10.000000 : 125.000000
SPI	IO PLL	166.666666	166.666672	0.000000 : 200.000000
> CAN				
PL Fabric Clocks				
<input checked="" type="checkbox"/> FCLK_CLK0	IO PLL	100	100.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000

# Project Settings

- > **Accessed from flow navigator**
- > **Default settings are typically used**
- > **Set/change target device**
  - >> Architecture, Device size, Package, Speed grade
- > **Simulation, Synthesis, Implementation, Bitstream options**
- > **IP repository directory**
  - >> Provide path to custom IP not present in the current project directory structure



# Outline

- > Embedded Processor Component
- > Overview of Vivado
- > Embedded System Development Flow
- > Hardware Platform Creation
- > ***SDK Software Platform***
- > Summary



# Software Development Kit (SDK)


- > **Full-featured software design environment**
- > **Separate tool from Vivado – can install standalone for SW teams**
- > **Based on popular Eclipse open-source IDE**
- > **Used for software applications only; hardware design and modifications are done in Vivado**
- > **Well-integrated environment for seamless debugging of embedded targets**
- > **Sophisticated software design environment with many options and features with support for**
  - >> Multiple processors
  - >> Multiple software platforms
  - >> Multiple software applications
- > **Fully Featured C/C++ code editor and error navigator**





# SDK Workbench Views

1. C/C++ project outline displays the elements of a project with file decorators (icons) for easy identification
2. C/C++ editor for integrated software creation
3. Code outline displays elements of the software file under development with file decorators (icons) for easy identification
4. Problems, Console, Properties views list output information associated with the software development flow



# Software Management Settings

## > Software is managed in three major areas

### >> Compiler/Linker Options

- Application program


### >> Software Platform Settings

- Board support package

### >> Linker Script Generation

- Assigning software to memory resources

## > Covered in more detail later



# Outline

- > Embedded Processor Component
- > Overview of Vivado
- > Embedded System Development Flow
- > Hardware Platform Creation
- > SDK Software Platform
- > ***Summary***



# Summary

- > Vivado includes all the tools, documentation, and IP necessary for building embedded systems
- > IPI is a System Level design tool that increases productivity, allowing designs to be completed faster
- > The Software Development Kit (SDK) is a comprehensive software development environment for software applications
- > An embedded processing system component is built with IP provided in the IP Catalog. Designers can also add their own custom IP to this catalog
- > The PS Configuration wizard permits access to several configurable features of PS