




1. Modelling a Shifter

a) Requirements



b) Core Technique





c) Verilog design


→ Asynchronous reset working in active low
→ Works on negative edge of clock

d) Verilog TB and test all cases


2. Creating Micro Architectures



Select = 1




Select = 0



Shifter.v

assign data = Select ? Sin : 0;
always @ (clock) Shreg <= {data, Shreg[3:1]};



Top Module (Wrapper)

internal logic

internal modules

Encourages Reuse of existing modules