Building Blocks

Entity Declaration

```
entity entity_name is
port (
[signal] identifier {, identifier}: [mode] signal_type
{; [signal] identifier {, identifier}: [mode] signal_type}
end [entity] [entity_name];

Example

entity register8 is
port (
clk, rst, en: in std_logic;
data: in std_logic_vector(7 downto 0);
q: out std_logic_vector(7 downto 0);
end register8;
```

Entity Declaration with Generics

```
Description
                                                                                                               Example
entity entity-name is
                                                                                entity register_n is
 generic (
                                                                                 generic (
  [signal] identifier {, identifier}: [mode] signal-type
                                                                                  width: integer := 8);
      [:= static_expression]
   {; [signal] identifier {, identifier}: [mode] signal_type
                                                                                  clk, rst, en: in std_logic;
      [:= static_expression] }
                                                                                  data:
                                                                                               in std_logic_vector(width-1 downto 0);
                                                                                                out std_logic_vector(width-1 downto 0))
         );
 port (
                                                                                end register_n;
  [signal] identifier {, identifier}: [mode] signal_type
   {; [signal] identifier {, identifier}: [mode] signal_type}
end [entity] [entity_name];
```

Architecture Body

```
Description
                                                                                                            Example
architecture architecture_name of entity is
                                                                              architecture archregister8 of register8 is
 type_declaration
                                                                              begin
                                                                               process (rst, clk)
  signal _declaration
  constant_declaration
                                                                               begin
                                                                                 if (rst = '1') then
  component_declaration
  alias_declaration
                                                                                  q \le (others => 0);
                                                                                 elseif (clk'event and clk = '1') then
  attribute_specification
| subprogram_body
                                                                                  if (en = '1') then
                                                                                    q <= data;
begin
 {process_statement
                                                                                  else
  concurrent_signal_assignment_statement
                                                                                   q \le q;
  component_instantiation_statement
                                                                                  end if;
generate statement
                                                                                 end if:
end [architecture] [architecture_name];
                                                                               end process;
                                                                              end archregister8;
                                                                              architecture archfsm of fsm is
                                                                               type state)type is (st0, st1, st2);
                                                                               signal state:
                                                                                               state_type;
                                                                               signal y, z:
                                                                                               std_logic;
                                                                              begin
                                                                               process begin
                                                                                 wait until clk' = '1';
                                                                                  case state is
                                                                                    when st0 =>
                                                                                      state <= st1:
                                                                                      y <= '1';
                                                                                    when st1 =>
                                                                                      state <= st2;
                                                                                      z <= '1':
                                                                                    when others =>
                                                                                       state \leq st3;
                                                                                       y \le '0';
                                                                                       z <= '0';
                                                                                  end case;
                                                                               end process;
                                                                               end archfsm;
```

Declaring a Component

Description	Example
component component_name	component register8
port (port (
[signal] identifier {, identifier}: [mode] signal_type	c1k, rst, en: in std_logic;
{; [signal] identifier {, identifier}: [mode] signal_type]);	data: in std_logic_vector(7 downto 0);
<pre>end component [component_name];</pre>	q: out std_logic_vector(7 downto 0));
	end component;

Declaring a Component with Generics

Description	Example
component component_name	component register8
generic (generic (
[signal] identifier {, identifier}: [mode] signal_type	width: integer := 8);
[: =static_expression]	port (
{; [signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: in std_logic;
[:=static_expression]);	data: in std_logic_vector(width-1 downto 0);
port (q: out std_logic_vector (width-1 downto 0));
[signal] identifier {, identifier}: [mode] signal_type	end component;
{; [signal] identifier {, identifier}: [mode] signal_type);	
<pre>end component [component_name];</pre>	

Component Instantiation (named association)

Description	Example
instantiation_label:	architecture archreg8 of reg8 is
component_name	signal clock, reset, enable: std_logic;
port map (signal data-in, data-out: std_logic_vector(T downto 0);
port_name => signal_name	begin
expression	first_reg8:
variable_name	register8
open	port map (
{, port_name => signal_name	clk => clock,
expression	rst => reset,
variable_name	en => enable,
open });	data => data_in,
	q => data_out);
	end archreg8;

Component Instantiation with Generics (named association)

Component instantiation with Generics (named association)		
	Description	Example
Instantiation_label:		architecture archreg5 of reg5 is
Component_name		signal clock, reset, enable: std_logic;
generic map(<pre>signal data_in, data_out: std_logic_vector(7 downto 0);</pre>
generic_name =>	signal_name	begin
	expression	first_reg5:
	variable_name	register_n
	open	generic map (width $=> 5$)no semicolon here
{, generic_name =	=> signal_name	port map (
	expression	clk => clock,
	variable_name	rst => reset,
	open})	en => enable,
port map (data => data-in,
port_name =>	signal_name	q => data_out);
	expression	end archreg5;
	variable_name	
	open	
{, port_name =>	signal_name	
	expression	
	variable_name	
	open	

Component Instantiation (positional association)

component instantation (positional association)	
Description	Example
instantiation_label:	architecture archreg8 of reg8 is
component_name	signal clock, reset, enable: std_logic;
port map (signal_name expression	signal data_in, data_out: std_logic_vector(7 downto 0);
variable_name open	begin
{, signal_name expression	first_reg8:
variable_name open});	register8
	<pre>port map (clock, reset, enable, data_in, data_out);</pre>
	end archreg8;

Component Instantiation with Generics (positional association)

Component instantiation with Generics (positional association)	
Description	Example
instantiation_lable:	architecture archreg5 of reg5 is
component_name	signal clock, reset, enable: std_logic;
generic map (signal_name expression	signal data_in, data_out: std_logic_vector(7 downto 0);
variable_name open	begin
{, signal_name expression	first_reg5:
variable_name open})	register_n
port map (signal_name expression	generic map (5)
variable_name open	port map (clock, reset, enable, data_in, data_out);
{, signal_name expression	end archreg5;
variable_name open});	

Concurrent Statements

Boolean Equations

= 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 	
Description	Example
relation { and relation }	v<= (a and b and c) or d;parenthesis req'd w/ 2-level
relation { or relation }	logic
relation { xor relation }	$w \le a \text{ or } b \text{ or } c;$
relation { nand relation }	$x \le a \text{ xor } b \text{ xor } c;$
relation { nor relation }	$y \le a \text{ nand } b \text{ nand } c;$
	$z \le a \text{ nor } b \text{ nor } c;$

When-else Conditional Signal Assignment

Example
x <= '1' when b = c else '0';
$x \le j$ when state = idle else
k when state = first_state else
l when state = second_state else
m when others;

With-select-when Select Signal Assignment

Description	Example
with selection_expression select	architecture archfsm of fsm is
{identifiers <= expression when	type state_type is (st0, st1, st2, st3, st4, st5, st6, st7, st8);
identifier expression discrete_range others,}	signal state: state_type;
identifier <= expression when	signal y, z: std_logic_vector(3 downto 0);
identifier expression discrete_range others;	begin
	with state select
	$x \le \text{``0000''} \text{ when st0} \mid \text{st1; st0 '`or''} \text{ st1}$
	"0010: when st2 st3;
	z when st4;
	z when others;
	end archfsm;

Generate Scheme for Component Instantiation or Equations

Conclude Scheme for Component instantation of Educations	
Description	Example
generate_label: (for identifier in discrete_range)	g1: for i in 0 to 7 generate
(if condition) generate	reg1: register8 port map (clock, reset, enable,
{concurrent_statement}	data_in(i), data_out(i);
end generate [generate_label];	g2: for j in 0 to 2 generate
	$a(j) \le b(j) \operatorname{xor} c(j);$
	end generate g2;

Sequential Statements

Process Statement

Description	Example
[process_lable:]	my_process
process (sensitivity_list)	process (rst, clk)
type_declaration	constant zilch : std-logic_vector(7 downto 0) :=
constant_declaration	"0000_0000";
variable_declaration	begin
alias_declaration}	wait until clk = '1';
begin	if $(rst = '1')$ then
{wait_statement	q <= zilch;
signal_assignment_statement	elsif (en = '1') then
variable_assignment_statement	q <= data;
if_statement	else
case_statement	q <= q;
loop_statement	end if
end process [process_label];	end my_process;

if-then-else Statement

Description	Example
if condition then sequence_of_statements	if (count = "00") then
{elsif condition then sequence_of_statements}	a <= b;
[else sequence_of_statements]	elsif (count = "10") then
end if;	a <= c;
	else
	$a \le d;$
	end if;

case-when Statement

cuse when statement	
Description	Example
case expression is	case count is
{when identifier expression discrete_range others =>	when "00" =>
sequence_of_statements}	a <= b;
end case;	when "10 =>
	a <= c;
	when others =>
	$a \leq d;$
	end case;

for-loop Statement

Description	Example
[loop_label:]	my_for_loop
for identifier in discrete_range loop	for i in 3 downto 0 loop
{ sequence_of_statements }	if $reset(i) = '1'$ then
end loop [loop_label];	$data_out(i) := '0';$
	end if;
	end loop my_for_loop;

while-loop Statement

Description	Example
[loop_label:]	count := 16;
while condition loop	my_while_loop:
{sequence_of_statements}	while (count > 0) loop
end loop [loop_label];	count:= count – 1;
	Result <= result + data_in;
	end loop my_while_loop;

Describing Synchronous Logic Using Processes

No Reset (Assume clock is of type std_logic)

Description	Example
[process_label:]	reg8_no_reset:
process (clock)	process (clk)
begin	begin
if clock'event and clock = '1' thenor rising_edge	if clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process_label];	end process reg8_no_reset;
Or	0r
[process_label:]	reg8_no-reest:
process	process
begin	begin
wait until clock = '1';	wait until clock = '1';
synchronous_signal_assignment_statement;	$q \ll data;$
end process [process_label];	end process reg8_no_reset;

Synchronous Reset

Description	Example
[process_label:]	reg8_sync_reset:
process (clock)	process (clk)
begin	begin
if clock'event and clock = '1' then	if clk'event and clk = '1' then
if synch_reset_signal = '1' then	if sync_reset = '1' then
synchronous_signal_assignment_statement;	q <= "0000_0000";
else	else
synchronous_signal_assignment_statement;	q <= data;
end if;	end if;
end if;	end if;
end process [process_label];	end process;

Asynchronous Reset or Preset

Description	Example
[process_label:]	reg8_async_reset:
process (reset, clock)	process (asyn_reset, clk)
begin	begin
if reset = '1' then	if async_reset = '1' then
asynchronous_signal_assignment_statement;	$q \ll (others => '0');$
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process_label];	end process reg8_async_reset;


Asynchronous Reset and Preset

Description	Example
Description	Example
[process_label:]	reg8_async:
process (reset, preset, clock)	process (asyn_reset, async_preset, clk)
begin	begin
if reset = '1' then	if async_reset = '1' then
asynchronous_signal_assignment_statement;	q <= (others => '0');
elsif preset = '1' then	elsif async_preset = '1' then
asynchronous_signal_assignment_statement;	q <= (others => '1');
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \le data;$
end if;	end if;
end process [process_label];	end process reg8_async;

Conditional Synchronous Assignment (enables)

Description	Example
[process_label:]	reg8_sync_assign:
process (reset, clock)	process (rst, clk)
begin	begin
if reset = '1' then	if rst = '1' then
asynchronous_signal_assignment_statement;	$q \leq (others \Rightarrow '0');$
elsif clocl'event and clock = '1' then	elsif clk'event and clk = '1' then
if enable = '1' then	if enable = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
else	else
synchronous_signal_assignment_statement;	q <= q;
end if;	end if;
end if;	end if;
end process [process_label];	end process reg8_sync_assign;

Translating a State Flow Diagram to a Two-Process FSM Description



Data Objects

Signals

Description	Example
 Signals are the most commonly used data object in synthesis designs. Nearly all basic designs, and many large designs as well, can be fully described using signals as the only kind of data object. Signals have projected output waveforms. Signal assignments are scheduled, not immediate; they update projected output waveforms. 	architecture archinternal_counter of internal_counter is signal count, data:std_logic_vector(7 downto 0); begin process(clk) begin if (clk'event and clk = '1') then if en = '1' then count <= data; else count <= count + 1; end if; end if; end process; end archinternal_counter;

Constants

Constants are used to hold a static value; they are typically used to improve my_proc	
consta begin wait uni if (rst q <= elsif ((rst, clk) unt zilch : std_logic_vector(7 downto 0) := "0000_0000"; til clk = '1';

bit and bit_vector

	Description	Example
•	Bit values are: '0' and '1'.	signal x: bit;
•	Bit_vector is an array of bits.	
•	Pre-defined by the IEEE 1076 standard.	if $x = 1$ then
•	This type was used extensively prior to the introduction and synthesis-tool	state <= idle;
	vendor support of std_logic_1164.	else
•	Useful when metalogic values not required.	state <= start; end if;

Boolean

Description	Example
Values are TRUE and FALSE. Often used as return value of function	signal a: boolean; if x = '1' then state <= idle; else state <= start; end if:

Integer

Description	Example
 Values are the set of integers. Data objects of this type are often used for defining widths of signals or as an operand in an addition or subtraction. The types std_logic_vector and bit_vector work better than integer for components such as counters because the use of integers may cause "out of range" run-time simulation errors when the counter reaches its maximum value. 	<pre>entity counter_n is generic (width: integer := 8); port (clk, rst, in std_logic; count: out std_logic_vector(width-1 downto 0)); end counter_n; process(clk) begin if (rst = '1') then count <= 0; elsif (clk'event and clk = '1') then count <= count +1; end if; end process;</pre>

Enumeration Types

Enumeration Types		
Description	Example	
Values are user-defined	architecture archfsm of fsm is	
Commonly used to define states for a state machine.	type state_type is (st0, st1, st2);	
	signal state: state_type;	
	signal y, z: std_logic;	
	begin	
	process	
	begin	
	wait until clk'event = '1';	
	case state is	
	when st0 =>	
	$state \le st2;$	
	y <= '1'; z <= '0';	
	when st1 =>	
	$state \le st3;$	
	y <= '1'; z <= '1';	
	when others =>	
	state <= st0;	
	y <= '0'; z <= '0';	
	end case;	
	end process;	
	end archfsm;	

Variables

Description	Example
 Variables can be used in processes and subprograms that is, in sequential areas only. The scope of a variable is the process or subprogram A variable in a subprogram does not retain its value between calls. Variables are most commonly used as the indices of loops or for the calculation of intermediate values, or immediate assignment. To use the value of a variable outside of the process or subprogram in which it was declared the value of the variable must be assigned to a signal Variable assignment is immediate, not scheduled 	architecture archloopstuff of loopstuff is signal data: std_logic_vector(3 downto 0); signal result: std_logic; begin process (data) variable tmp: std_logic; begin tmp := '1'; for i in a'range downto 0 loop tmp := tmp and data(i); end loop; result <= tmp; end process; end archloopstuff;

Data Types and Subtypes

std_logic

Description	Example
Values are:	
'U', Uninitialized	Signal x, data, enable: std_logic;
'X', Forcing unknown	
'0', Forcing 0	
'1', Forcing 1	$x \le data when enable = '1' else 'Z';$
'Z', High impedance	
'W', Weak unknown	
'L', Weak 0	
'H', Weak 1	
'-', Don't care	
The standard multivalue logic system for VHDL model inter- operability.	
**	
value of a signal with more than one driver).	
• To use must include the following two lines:	
library ieee;	
use ieee.std_logic_1164.all;	

std_ulogic

Description	Example
• Values are: 'U', Uninitialized 'X', Forcing unknown '0', Forcing 0 '1', Forcing 1 'Z', High impedance 'W', Weak unknown 'L', Weak 0 'H', Weak 1 '-', Don't care • An unresolved type (i.e., a signal of this type may have only one driver). • Along with its subtypes, std_ulogic should be used over user-defined ability of VHDL models among synthesis and simulation tools. • To use must include the following two lines: library ieee; use ieee.std_logic_1164.all;	Signal x, data, enable: std_ulogic; x <= data when enable = '1' else 'Z';

std logic vector and std ulogic vector

	sta_logic_vector and sta_drogic_vector	
	Description	Example
•	Are arrays of types std_logic and std_ulogic.	signal mux: std_logic_vector (7 downto 0)
•	Along with its subtypes, std_logic_vector should be used over user- defined types to ensure interoperability of VHDL models among synthesis and simulation tools.	if state = address or state = ras then mux <= dram_a; else
•	To use must include the following two lines: library ieee; use ieee.std_logic_1164.all;	mux <= (others => 'Z'); end if;

In, Out, buffer, inout

	Description	Example
•	In: Used for signals (ports) that are inputs-only to an entity.	Entity counter_4 is
•	In: Used for signals (ports) that are inputs-only to an entity. Out: Used for signals that are outputs – only and for which the values are not required internal to the entity. Buffer: Used for signals that are outputs but for which the values are required internal to the given entity. Caveat with usage: If the local port of the instantiated component is of mode buffer, then if the actual is also a port it must of mode buffer as well. For this reason some designers standardize on mode buffer. Inout: Used for signals tha are truly bidirectional. May also be used for signals for that are input-only or output-only, at the expense of code readability.	<pre>port (clk, rst, ld: in std_logic; term_cnt: buffer std_logic; count: inout std_logic_vector (3 down to 0)); end counter_4; architecture archcounter_4 of counter_4 is signal int_rst: std_logic; signal int_count: std_logic_vector(3 downto 0)); begin process(int_rst, clk) begin if(int_rst = '1') then int_count <= "0000"; elseif (clk' event and clk='1') then if(ld = '1') then int_count <=count; else int_count <=int_count + 1; end if; end if; end process; term_cnt <= count(2) and count(0); term_cnt is 3 int_rst <=term_cnt or rst; resets at term_cnt count <=int_count when ld='0' else "ZZZZ";</pre>
		<pre>if(ld = '1') then int_count <=count; else int_count <=int_count + 1; end if; end if; end process; term_cnt <= count(2) and count(0); term_cnt is 3 int_rst <=term_cnt or rst; resets at term_cnt</pre>

Operators

All operators of the same class have the same level of precedence. The classes of operators are listed here in the order of decreasing precedence. Many of the operators are overloaded in the std_logic_1164, numeric_bit, and numeric_std packages.

Miscellaneous Operators...page 164

	Description	Example
•	Operators: **, abs, not	signal a, b, c:bit;
•	The not operator is used frequently, the other two are rarely used for designs to be synthesized.	 a <= not (b and c);
•	Predefined for any integer type (**), any numeric type (abs), and either bit and Boolean (not).	

Multiplying Operators

	Description	Example
•	Operators: *, /, mod, rem.	variable a, b:integer range 0 to 255;
•	The \ast operator is occassionaly used for multipliers; the other three are rarely used in synthesis.	a <= b * 2;
•	Predefined for any integer type (*, /, mod, rem), and any floating point type (*,/).	

Sign

Description	Example
• Operators: +,	variable a, b, c: integer range 0 to 255;
Rarely used for synthesis.	a <= - (b+2);
Predefined for any numeric type (floating – point or integer).	

Adding Operators

	Description	Example
•	Operators: +,-	signal count: integer range 0 to 255;
•	Used frequently to describe incrementers, decrementers, adders and subtractors.	count <= count+1;
•	Predefined for any numeric type.	

Shift Operators

Description	Example
 Operators: sll, srl, sla, sra, rol, ror. Used occasionally. Predefined for any one-dimensional array with elements of type bit or Boolean. Overloaded for std_logic arrays. 	signal a, b: bit_vector(4 downto 0); signal c: integer range 0 to 4; a<=b sll c;

Relational Operators

Description	Example
 Operators: =, /=, <, <=, >, >=. Used frequently for comparisons. Predefined for any type (both operands must be of same type) 	signal a, b: integer range 0 to 255; signal agtb: std_logic; if a >=b then agtb <= '1'; else agtb <='0';

Logical Operators

	Description	Example
•	Operators: and, or, nand, nor, xor, xnor.	signal a, b, c:std_logic;
•	Used frequently to generate Boolean equations.	a<=b and c;
•	Predefined for types bit and Boolean. Std_logic_1164 overloads these operators for std_ulogic and its subtypes.	