


1. Design Example

Requirement :



- Counter that increments every 1 second.
- Input clock frequency is 50 MHz
- Output bits not specified

The output bits not specified

The output is
it is configurable



Micro Architecture



Core logic for h2 pulse-gen:

50 MHz = 50 000 000 clock cycles per second


A counter that can count from 0 to 50000000 and produce a pulse when 50000000 is reached. Mod 50000000 counter

Size of the counter:

- 4 → 15
5 → 31
6 → 63
7 → 127 } 130
8 → 255 }
→ 50000000

 $2^n \leq 50000000$

Core logic for one shot generator




Verilog Coding

- ① Top level with pin details
- ② h2-pulse-gen coding & testing
- ③ oneShot-gen coding & testing
- ④ integrate in top level & test the top level

2. Stop watch design

1 second



3. Shifter Design

