

# SILICON4ALL Inc.


Design Manual

Process NCC-1701

Version 1.0

**NOT CONFIDENTIAL**  
**PLEASE COPY AS YOU LIKE!**



# Process Description



## Drawing Layers






GDS Layer Number	Layer Name	Comment
1	nwell	n implant (well)
2	diff	Diffusion (active area)
3	pplus	p+ implant marker
4	nplus	n+ implant marker
5	poly	Polysilicon
6	thickox	Thick oxide marker for high-Vt transistors
7	polyres	High resistance polysilicon marker for poly resistors
8	contact	Polysilicon or diffusion contact
9	metal1	First metal
10	via	Via between first and second metal
11	metal2	Second metal
12	pad	Pad opening
13	border	Drawing boundary

Devices







# Design Rules


## Naming Scheme

Rule name	Description	Example
x_A	Min area of X	
x_W	Min width of layer X	
x_S	Min space of layer X	
x_y_S	Min separation of layer X to Y	
x_y_O	Min enclosure of Y in X	
x_X	Special rules	


## Detailed Rules

Rule Name	Measurement	Condition	Description of error
CONT_S	contact space (square metric)	$\geq 360 \text{ nm}$	contact space $< 360 \text{ nm}$
			
CONT_W	contact width	180 nm	contact width $\neq 180 \text{ nm}$
CONT_X	contact is either inside poly or inside diff (but outside poly)		invalid contact
			
DIFF_A	diff area	$\geq 0.5 \mu\text{m}^2$	diff area $< 0.5 \mu\text{m}^2$
DIFF_CONT_O	diffusion area to diffusion contact overlap	$\geq 110 \text{ nm}$	diff to contact overlap $< 110 \text{ nm}$
DIFF_GATE_O	diff overlap over poly	$\geq 420 \text{ nm}$	diff to poly overlap $< 420 \text{ nm}$
DIFF_NPLUS_X	diff is either inside or outside nplus, never crossing		Invalid nplus

			
DIFF_NWELL_S	diff to nwell distance	$\geq 300$ nm	diff to nwell distance $< 300$ nm
DIFF_NWELL_X	diff either inside or outside nwell, never crossing		diff crossing nwell boundary
	See DIFF_NPLUS_X		
DIFF_POLY_S	diff to non-gate poly distance	$\geq 100$ nm	diff to poly distance $< 100$ nm
DIFF_PPLUS_X	diff is either inside or outside pplus, never crossing		Invalid pplus
	See DIFF_PPLUS_X		
DIFF_S	diff space	$\geq 600$ nm	diff space $< 600$ nm
DIFF_W	diff width	$\geq 500$ nm	diff width $< 500$ nm
METAL1_CONT_O	metal1 to contact overlap	$\geq 60$ nm	metal1 to contact overlap
METAL1_CONT_X	No contact without metal1		contact outside metal1
			
METAL1_S	metal1 space	$\geq 300$ nm	metal1 space $< 300$ nm
METAL1_VIA_O	metal1 to via overlap	$\geq 50$ nm	metal1 to via overlap
METAL1_VIA_X	No via without metal1		via outside metal1
	See METAL1_CONT_X		
METAL1_W	metal1 width	$\geq 300$ nm	metal1 width $< 300$ nm
METAL1_X	metal1 density	$\geq 20\%$ , $\leq 80\%$	metal1 density $< 20\%$

			metal1 density > 80%
METAL2_PAD_O	metal2 to pad overlap	$\geq 2 \mu\text{m}$	metal2 to pad overlap < $2 \mu\text{m}$
METAL2_PAD_X	No pad without metal2		pad outside metal2
	See METAL1_CONT_X		
METAL2_S	metal2 space	$\geq 500 \text{ nm}$	metal2 space < $500 \text{ nm}$
METAL2_SW	metal2 space if at least one opponent is wide metal with width $\geq 3 \mu\text{m}$	$\geq 700 \text{ nm}$	metal2 space < $700 \text{ nm}$ for wide metal2 ( $\geq 3 \mu\text{m}$ )
METAL2_VIA_O	metal2 to via overlap	$\geq 100 \text{ nm}$	metal2 to via overlap < $100 \text{ nm}$
METAL2_VIA_X	No via without metal2		via outside metal2
	See METAL1_CONT_X		
METAL2_W	metal2 width	$\geq 400 \text{ nm}$	metal2 width < $400 \text{ nm}$
NWELL_A	nwell area	$\geq 2 \mu\text{m}^2$	nwell area < $2 \mu\text{m}^2$
NWELL_DIFF_O	nwell to diff overlap	$\geq 400 \text{ nm}$	nwell to diff overlap < $400 \text{ nm}$
NWELL_S	nwell space (projected)	$\geq 1 \mu\text{m}$	nwell space < $1 \mu\text{m}$
NWELL_W	nwell width	$\geq 1.2 \mu\text{m}$	nwell width < $1.2 \mu\text{m}$
PAD_S	pad space	$\geq 10 \mu\text{m}$	pad space < $10 \mu\text{m}$
PAD_W	pad width	$\geq 10 \mu\text{m}$	pad width < $10 \mu\text{m}$
POLY_CONT_O	poly area to poly contact overlap	$\geq 60 \text{ nm}$	poly to contact overlap < $60 \text{ nm}$
POLY_CONT_S	poly to diff contact distance	$\geq 130 \text{ nm}$	poly to contact distance < $130 \text{ nm}$
POLY_S	poly space	$\geq 300 \text{ nm}$	poly space < $300 \text{ nm}$
POLY_W	poly width	$\geq 250 \text{ nm}$	poly width < $250 \text{ nm}$
POLY_X1	poly edge length	$\geq 70 \text{ nm}$	poly edges with length < $70 \text{ nm}$
			



POLY_X2	poly extension over diff	$\geq 250 \text{ nm}$	poly extension over gate < 250 nm
	 <p>The diagram illustrates the POLY_X2 rule. It shows a blue vertical line (poly) crossing a grey horizontal line (diff). The blue line extends above and below the grey line. Two double-headed vertical arrows indicate the extension distance, both labeled <math>\geq 250 \text{ nm}</math>. The word 'diff' is written in grey above the horizontal line.</p>		
POLYRES_POLY_O	polyres to poly overlap	$\geq 300 \text{ nm}$	polyres to poly overlap < 300 nm
POLYRES_X	diff is not allowed under polyres		diff not allowed in polyres
VIA_S	via space	$\geq 250 \text{ nm}$	via space < 250 nm
VIA_W	via width	200 nm	via width $\neq 200 \text{ nm}$

# Other rules

Rule Name	Measurement	Condition	Description
MANHATTAN	Angles of edges	0° or 90°	Manhattan geometry only
GRID	Design grid	5 nm	All geometry is on-grid on a 5 nm grid
GATE_WELLFORMED			Gate areas must be rectangular Gates must entirely cover the diff area
INSIDE_BORDER			All drawing must be inside border