

# 4-Mbit (512K x 8) Static RAM

#### **Features**

- Pin and function compatible with CY7C1049CV33
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA @ 10 ns (Industrial)
- Low CMOS standby power
  □ I<sub>SB2</sub> = 10 mA
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 36-pin (400 Mil) Molded SOJ and 44-pin TSOP II packages

### **Functional Description**

The CY7C1049DV33 is a high performance CMOS Static RAM organized as 512K words by 8-bits. Easy memory expansion is provided by an Active LOW Chip Enable ( $\overline{\text{CE}}$ ), an Active LOW Output Enable ( $\overline{\text{OE}}$ ), and tri-state drivers. You can write to the device by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).


You can read from the device by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.

The eight input or output pins (IO<sub>0</sub> through IO<sub>7</sub>) are <u>placed</u> in a high impedance state when the device is deselected (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049DV33 is available in standard 400 Mil wide 36-pin SOJ package and 44-pin TSOP II package with center power and ground (revolutionary) pinout.


Refer to the Cypress application note AN1064, SRAM System Guidelines for best practice recommendations.


## Logic Block Diagram





## **Pin Configuration**





### **Selection Guide**

	-10 (Industrial)	-12 (Automotive) <sup>[1]</sup>	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	90	95	mA
Maximum CMOS Standby Current	10	15	mA

#### Note

<sup>1.</sup> Automotive product information is preliminary.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

DC Input Voltage<sup>[2]</sup> ......-0.3V to V<sub>CC</sub> + 0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(MIL-STD-883, Method 3015)	
Latch up Current	>200 mA
O	

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40°C to +85°C	$3.3V\pm0.3V$	10 ns
Automotive	–40°C to +125°C	$3.3V\pm0.3V$	12 ns

## **Electrical Characteristics** Over the Operating Range

				-10	(Industrial)	-12 (	(Automotive)	
Parameter	Description	Test Conditions	;	Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.0 mA			0.4		0.4	V
V <sub>IH</sub> <sup>[2]</sup>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>[2]</sup>	Input LOW Voltage <sup>[2]</sup>			-0.3	0.8	-0.3	0.8	٧
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$		-1	+1	-1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$	100 MHz		90		-	mA
	Supply Current		83 MHz		80		95	mA
			66 MHz		70		85	mA
			40 MHz		60		75	mA
I <sub>SB1</sub>	Automatic CE Power down Current —TTL Inputs	$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq \text{V}_{IH}; \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or} \\ &\text{V}_{IN} \leq \text{V}_{IL}, \text{f} = \text{f}_{MAX} \end{aligned}$			20		25	mA
I <sub>SB2</sub>	Automatic CE Power down Current —CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ &\text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{aligned}$	/,		10		15	mA

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Description Test Conditions		Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	IO Capacitance		8	pF

#### Note

Document Number: 38-05475 Rev. \*D

Page 3 of 10

<sup>2.</sup>  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 2V for pulse durations of less than 20 ns.




#### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	SOJ Package	TSOP II Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two layer printed circuit board	57.91	50.66	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		36.73	17.17	°C/W

## **AC Test Loads and Waveforms**

Figure 1. AC Test Loads and Waveforms [4]



#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[5]</sup>		Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V$	Ind'l		10	mA
		$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Auto		15	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0		ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time			t <sub>RC</sub>		ns

Figure 2. Data Retention Waveform



#### Note

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. AC characteristics (except High Z) are tested using the load conditions shown in Figure 1. High Z characteristics are tested for all speeds using the test load shown in Figure (c).
- 5. No input may exceed  $V_{CC}$  + 0.3V.
- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.

Document Number: 38-05475 Rev. \*D



## **AC Switching Characteristics**

Over the Operating Range [7]

		-10 (Inc	dustrial)	-12 (Aut		
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		1	1			
t <sub>power</sub> <sup>[8]</sup>	V <sub>CC</sub> (typical) to the first access	100		100		μS
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 10]</sup>		5		6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>PU</sub>	CE LOW to Power up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power down		10		12	ns
Write Cycle	[11, 12]					
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE LOW to Write End	7		8		ns
t <sub>AW</sub>	Address Set up to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set up to Write End	5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[10]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 10]</sup>		5		6	ns

#### Notes

Notes
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.
 t<sub>POWER</sub> gives the minimum amount of time that the power supply must be at stable, typical V<sub>CC</sub> values until the first memory access is performed.
 t<sub>HZOE</sub>: t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
 At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set up and hold timing must be referred to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**

Figure 3. Read Cycle No. 1<sup>[13, 14]</sup>




Figure 4. Read Cycle No. 2 (OE Controlled)[14, 15]





Figure 5. Write Cycle No. 1 (WE Controlled, OE HIGH During Write)[16, 17]



#### Notes

- 13. <u>De</u>vice is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>. 14. <u>WE</u> is HIGH for read cycle.

- 14. We is first for for for coincident with CE transition LOW.
  15. Address valid prior to or coincident with CE transition LOW.
  16. Data IO is high impedance if OE = V<sub>IH</sub>.
  17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 (WE Controlled, OE LOW)[17]





Figure 7. Write Cycle No. 3 (CE Controlled)[16, 17]



Note
18. During this period the IOs are in the output state and input signals must not be applied.



### **Truth Table**

CE	ŌĒ	WE	1O <sub>0</sub> –IO <sub>7</sub>	Mode	Power
Н	X	X	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1049DV33-10VXI	51-85090	36-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1049DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	
12	CY7C1049DV33-12VXE	51-85090	36-pin (400-Mil) Molded SOJ (Pb-free)	Automotive
	CY7C1049DV33-12ZSXE	51-85087	44-pin TSOP II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

## **Package Diagrams**

Figure 8. 36-Pin (400-Mil) Molded SOJ (51-85090)






Document Number: 38-05475 Rev. \*D



## Package Diagrams (continued)

Figure 9. 44-Pin Thin Small Outline Package Type II (51-85087)



Document Number: 38-05475 Rev. \*D Page 9 of 10



### **Document History Page**

	Document Title: CY7C1049DV33, 4-Mbit (512K x 8) Static RAM Document Number: 38-05475						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	201560	See ECN	SWI	Advance Datasheet for C9 IPP			
*A	233729	See ECN	SYT	1.AC, DC parameters are modified as per EROS (Specification # 01-2165)     2.Pb-free offering in the Ordering Information Table			
*B	351096	See ECN	PCI	Changed from Advance to Preliminary Removed 20 ns Speed bin Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80, and 67 mA to 90, 80 and, 75 mA for 8, 10, and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Added V <sub>IH(max</sub> ) specification in Note# 2 Changed reference voltage level for measurement of High Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics, Waveform, and footnotes 11 and 12 Changed Package Diagram name from 44-pin TSOP II Z44 to 44-pin TSOP II ZS44 Changed part names from Z to ZS in the Ordering Information Table Added 8 ns parts in the Ordering Information Table Added Pb-free Ordering Information Table			
*C	446328	See ECN	NXR	Converted from Preliminary to Final Removed -8 speed bin Removed Commercial Operating Range product information Added Automotive Operating Range product information Updated Thermal Resistance table Updated footnote #8 on High Z parameter measurement Replaced Package Name column with Package Diagram in the Ordering Information table			
*D	1274726	See ECN	VKN/AESA	Corrected typo in the 44-Pin TSOP II pinout			

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05475 Rev. \*D Revised July 23, 2007 Page 10 of 10