

# 128K x 8 HIGH-SPEED CMOS STATIC RAM

**MAY 2006** 

#### **FEATURES**

· High-speed access time:

12 ns: 3.3V ± 10% 15 ns: 2.5V – 3.6V

- High-performance, low-power CMOS process
- CMOS Low Power Operation
   50 mW (typical) operating current
   25 μW (typical) standby current
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- CE power-down
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Packages available:
  - 32-pin TSOP (Type II)
  - 32-pin sTSOP (Type I)
  - 48-Ball miniBGA (6mm x 8mm)
  - 32-pin 300-mil SOJ
- · Lead-free available


#### **DESCRIPTION**

The ISSI IS63/64WV1024BLL is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM. The IS63/64WV1024BLL is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 25 µW (typical) with CMOS input levels.

The IS63/64WV1024BLL operates from a single VDD power supply. The IS63/64WV1024BLL is available in 32-pin TSOP (Type II), 32-pin sTSOP (Type I), 48-Ball miniBGA (6mm x 8mm), and 32-pin SOJ (300-mil) packages.


#### **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



# PIN CONFIGURATION 32-Pin SOJ




### PIN CONFIGURATION 32-Pin TSOP (Type II) (T) 32-Pin sTSOP (Type I) (H)



#### PIN DESCRIPTIONS

Address Inputs
Chip Enable Input
Output Enable Input
Write Enable Input
Bidirectional Ports
Power
Ground

### PIN CONFIGURATION 48-mini BGA (B) (6 mm x 8 mm)



# IS63WV1024BLL IS64WV1024BLL



#### TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current	
Not Selected (Power-down)	Χ	Н	Χ	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	High-Z	Icc1, Icc2	
Read	Н	L	L	<b>D</b> оит	lcc1, lcc2	
Write	Ĺ	Ĺ	Χ	Din	lcc1, lcc2	

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
V <sub>DD</sub>	VDD Related to GND	-0.2 to +3.9	V	

#### Note

# **OPERATING RANGE (VDD)**

Range	Ambient Temperature	V <sub>DD</sub> (15 ns)	VDD (12 ns)
Commercial	0°C to +70°C	2.5V-3.6V	3.3V <u>+</u> 10%
Industrial	-40°C to +85°C	2.5V-3.6V	3.3V <u>+</u> 10%
Automotive	-40°C to +125°C	2.5V-3.6V	3.3V <u>+</u> 10%

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.



# DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.5V - 3.6V$ 

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	2.3	_	V
Vol	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	V <sub>DD</sub> + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	-2	2	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-2	2	μΑ

#### Note:

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V \pm 10\%$ 

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2	V <sub>DD</sub> + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-2	2	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ VDD, Outputs Disabled	-2	2	μΑ

#### Note:

V<sub>IL</sub> (min.) = -0.3V DC; V<sub>IL</sub> (min.) = -2.0V AC (pulse width - 2.0 ns). Not 100% tested.
 V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width - 2.0 ns). Not 100% tested.

<sup>1.</sup> VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width - 2.0 ns). Not 100% tested. VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width - 2.0 ns). Not 100% tested.

# IS63WV1024BLL IS64WV1024BLL



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-12	ns	-15	i ns	
Symbol	Parameter	Test Conditions	Options	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	COM.	_	35	_	30	mA
	Supply Current	IOUT = 0  mA, f = fMAX	IND.	_	45	_	40	
			AUTO	_	60	_	50	
			typ. <sup>(2)</sup>	_	20	_	20	
lcc1	Operating Supply	V <sub>DD</sub> = Max.,	COM.	_	5	_	5	mA
	Current	lout = $0mA$ , $f = 0$	IND.	_	5	_	5	
			AUTO	_	5	_	5	
ISB1	TTL Standby Current	V <sub>DD</sub> = Max.,	COM.	_	3	_	3	mA
	(TTL Inputs)	VIN = VIH or VIL	IND.	_	4	_	4	
		$\overline{\textbf{CE}} \ge V_{IH}, f = 0$	AUTO	_	4	_	4	
ISB2	CMOS Standby	V <sub>DD</sub> = Max.,	COM.	_	20	_	20	uA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	IND.	_	50	_	50	
		$Vin \ge Vdd - 0.2V$ , or	AUTO	_	75	_	75	
		$Vin \leq 0.2V, f = 0$	typ. <sup>(2)</sup>	_	6	_	6	

#### Note:

### CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

#### Note

1. Tested initially and after any design or process changes that may affect these parameters.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.


<sup>2.</sup> Typical values are measured at VDD=2.5V, TA=25°C. Not 100% tested.



#### **AC TEST CONDITIONS**

Parameter	Unit (2.5V-3.6V)	Unit (3.3V ± 10%)
Input Pulse Level	0V to V <sub>DD</sub> V	0V to V <sub>DD</sub> V
Input Rise and Fall Times	1.5ns	1.5ns
Input and Output Timing and Reference Level (VRef)	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.05
Output Load	See Figures 1a and 1b	See Figures 1a and 1b

# **AC TEST LOADS**



 $\begin{array}{c} 319~\Omega \\ 2.5 \text{V} \\ \hline \\ \text{OUTPUT} \\ \hline \\ \text{Sope} \\ \end{array} \begin{array}{c} 353~\Omega \\ \hline \\ \text{Scope} \\ \end{array}$ 

Figure 1a.

Figure 1b.

# IS63WV1024BLL IS64WV1024BLL



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-12	ns	-15	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	12	_	15	_	ns
taa	Address Access Time	_	12	_	15	ns
tона	Output Hold Time	3	_	3	_	ns
tace	CE Access Time	_	12	_	15	ns
tdoe	OE Access Time	_	6	_	7	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	6	0	6	ns
tlzce(2)	CE to Low-Z Output	3	_	3	_	ns
thzce(2)	CE to High-Z Output	0	6	0	6	ns
<b>t</b> pu	CE to Power Up Time	0	_	0	_	ns
<b>t</b> PD	CE to Power Down Time	_	12	_	15	ns


#### Notes:

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.


<sup>2.</sup> Tested with the loading specified in Figure 1. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



# AC WAVEFORMS READ CYCLE NO. 1(1,2)



### READ CYCLE NO. 2(1,3)



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\textbf{CE}}$  LOW transitions.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


		-12	? ns	-15	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	_	15	_	ns
tsce	CE to Write End	9	_	10	_	ns
taw	Address Setup Time to Write End	9	_	10	_	ns
<b>t</b> ha	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWE <sub>1</sub> <sup>(1)</sup>	WE Pulse Width (OE High)	9	_	10	_	ns
tpwe <sub>2</sub> <sup>(2)</sup>	WE Pulse Width (OE Low)	11	_	12	_	ns
tsd	Data Setup to Write End	9	_	9	_	ns
tho	Data Hold from Write End	0	_	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	6	_	7	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	3	_	3	_	ns

#### Notes:

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.
- 2. Tested with the loading specified in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

# **AC WAVEFORMS**


WRITE CYCLE NO.  $1^{(1,2)}$  ( $\overline{CE}$  Controlled,  $\overline{OE}$  = HIGH or LOW)






#### **AC WAVEFORMS**

WRITE CYCLE NO.  $2^{(1)}$  (WE Controlled,  $\overline{OE}$  = HIGH during Write Cycle)



### WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



#### Notes

- 1. The internal write time is defined by the overlap of  $\overline{\textbf{CE}}$  LOW and  $\overline{\textbf{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE} > V_{IH}$ .




# **DATA RETENTION SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Condition	Operations	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Wavefor	rm	1.8	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.8V, \overline{CE} \ge V_{DD} - 0.2V$	COM.	_	6	20	μΑ
			IND.	_	6	50	
			AUTO.	_	6	75	
tsdr	Data Retention Setup Time	See Data Retention Wavefor	rm	0	_	_	ns
trdr	Recovery Time	See Data Retention Wavefor	rm	trc	_	_	ns

#### Note:

# DATA RETENTION WAVEFORM (CE Controlled)



<sup>1.</sup> Typical values are measured at  $V_{DD} = 2.5V$ ,  $T_A = 25^{\circ}C$ . Not 100% tested.



### **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS63WV1024BLL-12TI	32-pin TSOP (Type II)
	IS63WV1024BLL-12TLI	32-pin TSOP (Type II), Lead-free
	IS63WV1024BLL-12HI	sTSOP (Type I) (8mm x13.4mm)
	IS63WV1024BLL-12HLI	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS63WV1024BLL-12JI	32-pin SOJ (300-mil)
	IS63WV1024BLL-12JLI	32-pin SOJ (300-mil), Lead-free
	IS63WV1024BLL-12BI	mBGA(6mmx8mm)
	IS63WV1024BLL-12BLI	mBGA(6mmx8mm), Lead-free

# Automotive Range (A3): -40°C to +85°C


Speed (ns)	Order Part No.	Package
15 (12*)	IS64WV1024BLL-15TA3	32-pin TSOP (Type II)
	IS64WV1024BLL-15TLA3	32-pin TSOP (Type II), Lead-free
	IS64WV1024BLL-15HA3	sTSOP (Type I) (8mm x13.4mm)
	IS64WV1024BLL-15HLA3	sTSOP (Type I) (8mm x13.4mm), Lead-free
	IS64WV1024BLL-15BA3	mBGA(6mmx8mm)
	IS64WV1024BLL-15BLA3	mBGA(6mmx8mm), Lead-free

#### Note:

1. Speed = 12ns for  $V_{DD}$  = 3.3V  $\pm$  10%. Speed = 15ns for  $V_{DD}$  = 2.5V-3.6V.



300-mil Plastic SOJ Package Code: J



	MILL	IMET	ERS	11	INCHES				
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.			
N0.									
Leads		24/26							
Α	_	_	3.56	_		0.140			
A1	0.64	_	_	0.025	_	_			
A2	2.41	_	2.67	0.095	_	0.105			
b	0.41	_	0.51	0.016	_	0.020			
В	0.66	_	0.81	0.026	_	0.032			
С	0.20	_	0.25	0.008	_	0.010			
D	17.02	_	17.27	0.670	_	0.680			
E	8.26	_	8.76	0.325	_	0.345			
E1	7.49	_	7.75	0.295	_	0.305			
E2	6.27	_	7.29	0.247	_	0.287			
е	1	.27 BS	С	0.0	050 B	sc			

#### Notes:

- Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




300-mil Plastic SOJ Package Code: J

	MILL	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.		
N0. Leads		28						
Leaus		20						
Α	_	_	3.56	_		0.140		
A1	0.64	_	_	0.025	_	_		
A2	2.41	_	2.67	0.095	_	0.105		
b	0.41	_	0.51	0.016	_	0.020		
В	0.66	_	0.81	0.026	_	0.032		
С	0.20	_	0.25	0.008	_	0.010		
D	18.29	_	18.54	0.720	_	0.730		
E	8.26	_	8.76	0.325	_	0.345		
E1	7.49	_	7.75	0.295	_	0.305		
E2	6.27	_	7.29	0.247	_	0.287		
е	1	.27 BS	С	0.0	050 BS	SC		

	MILL	IMET	ERS	I	INCHES				
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.			
N0. Leads		32							
Α	_	_	3.56	_	_	0.140			
A1	0.64	_	_	0.025	_	_			
A2	2.41	_	2.67	0.095	_	0.105			
b	0.41	_	0.51	0.016	_	0.020			
В	0.66	_	0.81	0.026	_	0.032			
С	0.20	_	0.25	0.008	_	0.010			
D	20.83	_	21.08	0.820	_	0.830			
E	8.26	_	8.76	0.325		0.345			
E1	7.49	_	7.75	0.295	_	0.305			
E2	6.27		7.29	0.247	_	0.287			
e	1	.27 BS	C	0.	050 B	SC			



Plastic STSOP - 32 pins Package Code: H (Type I)



Plastic STSOP (H - Type I)										
	Millim	eters		Inc	hes					
Symbol	Min	Max	M	in	Max					
Ref. Std.										
N			32							
Α	_	1.25	-	_	0.049					
A1	0.05	_	0.0	002	_					
A2	0.95	1.05	0.0	)37	0.041					
b	0.17	0.23	0.0	007	0.009					
С	0.14	0.16	0.0	055	0.0063					
D	13.20	13.60	0.5	520	0.535					
D1	11.70	11.90	0.4	161	0.469					
Е	7.90	8.10	0.3	311	0.319					
е	0.50	BSC		0.020	BSC					
L	0.30	0.70	0.0	)12	0.028					
S	0.28	Тур.		0.011	I Тур.					
α	0°	5°	(	)°	5°					


#### Notes:

- Controlling dimension: millimeters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D1 and E do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Mini Ball Grid Array

Package Code: B (48-pin)



#### mBGA - 6mm x 8mm

	MILL	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0. Leads		48						
A	_	_	1.20	_	_	0.047		
A1	0.24	_	0.30	0.009	_	0.012		
A2	0.60	_	_	0.024	_	_		
D	7.90	_	8.10	0.311	_	0.319		
D1	5	.25 BS	С	0.207 BSC				
E	5.90	_	6.10	0.232	_	0.240		
E1	3	.75 BS	С	0.148 BSC				
е	0	.75 BS	С	0.030 BSC				
b	0.30	0.35	0.40	0.012	0.014	0.016		

#### mBGA - 8mm x 10mm


	MIL	LIME	ΓER	IN	3	
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.
N0. Leads		48				
A	_	_	1.20	_	_	0.047
A1	0.24	_	0.30	0.009		0.012
A2	0.60	_	_	0.024	_	_
D	9.90	_	10.10	0.390	_	0.398
D1	5	.25 BS	С	0.2	SC	
E	7.90	_	8.10	0.311	_	0.319
E1	3	.75 BS	С	0.1	SC SC	
е	0	.75 BS	С	0.0	SC	
b	0.30	0.35	0.40	0.012	0.014	1 0.016

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




**Plastic TSOP** 

Package Code: T (Type II)



#### Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
	Millim	eters	Inche	S	Millim	eters	Inche	es	Millin	neters	Inch	es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads	(N)	32				44	1				50	
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.03	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.