

512K x 8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM

MARCH 2008

FEATURES

HIGH SPEED: (IS61/64WV5128ALL/BLL)

- High-speed access time: 8, 10, 20 ns
- Low Active Power: 85 mW (typical)
- Low stand-by power: 7 mW (typical) CMOS standby

LOW POWER: (IS61/64WV5128ALS/BLS)

- High-speed access time: 25, 35 ns
- Low Active Power: 35 mW (typical)
- Low stand-by power: 0.6 mW (typical) CMOS standby
- Single power supply
 - VDD 1.65V to 2.2V (IS61WV5128Axx)
 - VDD 2.4V to 3.6V (IS61/64WV5128Bxx)
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available

DESCRIPTION

The *ISSI* IS61WV5128Axx and IS61/64WV5128Bxx are very high-speed, low power, 524,288-word by 8-bit CMOS static RAMs. The IS61WV5128Axx and IS61/64WV5128Bxx are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.


When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

The IS61WV5128Axx and IS61/64WV5128Bxx operate from a single power supply.

The IS61WV5128ALL and IS61/64WV5128BLL are available in 36-pin 400-mil SOJ, 36-pin mini BGA, and 44-pin TSOP (Type II) packages.

The IS61WV5128ALS and IS61/64WV5128BLS are available in 32-pinTSOP (Type I), 32-pin sTSOP (Type I), 32-pin SOP and 32-pin TSOP (Type II) packages.


FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (HIGH SPEED) (61/64WV5128ALL/BLL)

36 mini BGA




44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A18	Address Inputs	
CE	Chip Enable Input	
ŌĒ	Output Enable Input	
WE	Write Enable Input	
I/O0-I/O7	Bidirectional Ports	
V _{DD}	Power	
GND	Ground	
NC	No Connection	

36-Pin SOJ







PIN CONFIGURATION (LOW POWER) (61/64WV5128ALS/BLS)

32-pin TSOP (TYPE I), (Package Code T) 32-pin sTSOP (TYPE I) (Package Code H)

32-pin SOP 32-pin TSOP (TYPE II) (Package Code T2)





PIN DESCRIPTIONS

A0-A18	Address Inputs	
CE	Chip Enable 1 Input	
ŌĒ	Output Enable Input	
WE	Write Enable Input	
I/O0-I/O7	Input/Output	
V _{DD}	Power	
GND	Ground	



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V + 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
Li	Input Leakage	$GND \leq VIN \leq VDD$	-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$, Outputs Disabled	-1	1	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_IN \leq V_DD$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min, Iон = -0.1 mA	1.4	_	V
Vol	Output LOW Voltage	VDD = Min, IOL = 0.1 mA	_	0.2	V
VIH	Input HIGH Voltage		1.4	V _{DD} + 0.2	V
VIL ⁽¹⁾	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$, Outputs Disabled	-1	1	μA

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width <10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width <10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width <10 ns). Not 100% tested.

V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width <10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width <10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width <10 ns). Not 100% tested.



TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Х	Din	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to V _{DD} + 0.5	V
VDD	VDD Relates to GND	-0.3 to 4.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C _{I/O}	Input/Output Capacitance	VOUT = $0V$	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.



HIGH SPEED (IS61WV5128ALL/BLL) OPERATING RANGE (VDD) (IS61WV5128ALL)

Range	Ambient Temperature	V DD	Speed
Commercial	0°C to +70°C	1.65V-2.2V	20ns

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	–40°C to +85°C	1.65V-2.2V	20ns	
Automotive	–40°C to +125°C	1.65V-2.2V	20ns	

OPERATING RANGE (VDD) (IS61WV5128BLL)(1)

Range	Ambient Temperature	Vdd (8 ns)1	VDD (10 ns) ¹	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

OPERATING RANGE (VDD) (IS64WV5128BLL)

Range	Ambient Temperature	V _{DD} (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	-8	-1	0	-2	.0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	_	50	_	40	_	40	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	55	_	45	_	45	
			Auto.	_	_	_	65	_	65	
			typ.(2)			25	5			
cc1	Operating	V _{DD} = Max.,	Com.	_	35	_	35	_	30	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	40	_	40	_	40	
			Auto.	_	_	_	60	_	60	
ISB1	TTL Standby Current	V _{DD} = Max.,	Com.	_	10	_	10	_	10	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	15	_	15	_	15	
	, ,	$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	_	30	_	30	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	7	_	7	_	7	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	10	_	10	_	10	
	. ,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.	_	_	_	15	_	15	
		$V_{IN} \leq 0.2V, f = 0$	typ.(2)			2				

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V \pm 5%, the device meets 8ns.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



LOW POWER (IS61WV5128ALS/BLS)

OPERATING RANGE (VDD) (IS61WV5128ALS)

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	35ns	
Industrial	–40°C to +85°C	1.65V-2.2V	35ns	
Automotive	-40°C to +125°C	1.65V-2.2V	35ns	

OPERATING RANGE (VDD) (IS61WV5128BLS)(1)

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	2.4V-3.6V	25 ns	
Industrial	–40°C to +85°C	2.4V-3.6V	25 ns	

OPERATING RANGE (VDD) (IS64WV5128BLS)

Range	Ambient Temperature	V _{DD}	Speed	
Automotive	-40°C to +125°C	2.4V-3.6V	35 ns	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-2	25	-3	5		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit	
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	_	20	_	20	mA	
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	25	_	25		
			Auto.	_	50	_	50		
			typ.(2)	1	1				
lcc1	Operating	V _{DD} = Max.,	Com.	_	10	_	10	mA	
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	12	_	12		
			Auto.	_	20	_	20		
Is _B 1	TTL Standby Current	V _{DD} = Max.,	Com.	_	5	_	5	mA	
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	7	_	7		
	, ,	$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	10	_	10		
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	1	_	1	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	2	_	2		
	. ,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.	_	10	_	10		
		$Vin \leq 0.2V, f = 0$	typ.(2)	0.	2				

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



ACTEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 10%)	Unit (1.65V-2.2V)	
Input Pulse Level	0V to 3V	0V to 3V	0V to 1.8V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (V _{Ref})	1.5V	1.5V	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	

ACTEST LOADS




Figure 1.




Figure 2.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

			8	-1	0		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
t RC	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	
tона	Output Hold Time	2.0		2.0	_	ns	
t ACE	CE Access Time	_	8	_	10	ns	
t DOE	OE Access Time	_	4.5	_	4.5	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	0		0	_	ns	
thzce(2	CE to High-Z Output	0	3	0	4	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns	
tpu	Power Up Time	0	_	0	_	ns	
t PD	Power Down Time	_	8	_	10	ns	

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-	20 ns	-25	ns	-3!	5 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20	_	25	_	35	_	ns
taa	Address Access Time		20	_	25	_	35	ns
tона	Output Hold Time	2.5	_	4	_	4	_	ns
tace	CE Access Time		20	_	25	_	35	ns
t DOE	OE Access Time		8	_	12	_	15	ns
tHZOE ⁽²⁾	OE to High-Z Output	0	8	0	8	0	10	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	8	0	8	0	10	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	10	_	10	_	ns
t PU	Power Up Time	0	_	0	_	0	_	ns
t PD	Power Down Time	_	20	_	25	_	35	ns


^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{3.} Not 100% tested.



AC WAVEFORMS READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2^(1,3) ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE = VIL.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-{	3	-10	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
t HA	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tpwe1	WE Pulse Width (OE = HIGH)	6.5	_	8	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	8.0	_	10	_	ns
tsd	Data Setup to Write End	5	_	6	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	5	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	ns

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20	ns	-25 r	าร	-35	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	20	_	25	_	35	_	ns
tsce	CE to Write End	12	_	18	_	25	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25	_	ns
tна	Address Hold from Write End	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	12	_	18	_	30	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}} = \text{LOW}$)	17	_	20	_	30	_	ns
tsd	Data Setup to Write End	9	_	12	_	15		ns
t HD	Data Hold from Write End	0	_	0	_	0		ns
thzwE ⁽³⁾	WE LOW to High-Z Output	_	9	_	12	_	20	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	3	_	5	_	5	_	ns

Notes:

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{1.} Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




AC WAVEFORMS

WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)






WRITE CYCLE NO. 2^(1,2) (WE Controlled: OE is HIGH During Write Cycle)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{\text{OE}}$ > VIH.

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)





HIGH SPEED (IS61WV5128ALL/BLL)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind.	_	_	8	
			Auto.			15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		t rc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	6	mA
			Ind.	_	_	8	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		t RC	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





LOW POWER (IS61WV5128ALS/BLS)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
			Auto.			10	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		t RC	_	_	ns


Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION (HIGH SPEED)

Commercial Range: 0°C to +70°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV5128BLL-10TL	TSOP (Type II), Lead-free
NI I		

Note:

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV5128BLL-10BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128BLL-10BLI	36-ball mini BGA (6mm x 8mm), Lead-free
	IS61WV5128BLL-10TI	TSOP (Type II)
	IS61WV5128BLL-10TLI	TSOP (Type II), Lead-free
	IS61WV5128BLL-10KLI	400-mil Plastic SOJ, Lead-free

Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV5128ALL-20BI	36-ball mini BGA (6mm x 8mm)
	IS61WV5128ALL-20TI	TSOP (Type II)

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV5128BLL-10BA3	36-ball mini BGA (6mm x 8mm)
	IS64WV5128BLL-10BLA3	36-ball mini BGA (6mm x 8mm), Lead-free
	IS64WV5128BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV5128BLL-10CTLA3	TSOP (Type II), Copper Leadframe
		Lead-free

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.



ORDERING INFORMATION (LOW POWER)

Industrial Range: -40°C to +125°C


Voltage Range: 2.4V to 3.6V


Speed (ns)	Order Part No.	Package
25	IS61WV5128BLS-25TLI	TSOP (Type II), Lead-free



Plastic TSOP-Type I

Package Code: T (32-pin)





	MILLIMETERS				HES
Symbol	Min.	Max.		Min.	Max.
No. Leads			32		
Α	_	1.20		_	0.047
A1	0.05	0.25		0.002	0.010
В	0.17	0.23		0.007	0.009
С	0.12	0.17		0.005	0.007
D	7.90	8.10		0.311	0.319
Е	18.30	18.50		0.720	0.728
Н	19.80	20.20		0.780	0.795
е	0.50 I	3SC		0.020	BSC
L	0.40	0.60		0.016	0.024
α	0°	8°		0°	8°
S	0.25 l	REF		0.010	REF


Notes:


- 1. Controlling dimension: millimeters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



450-mil Plastic SOP

Package Code: Q (32-pin)






	MILLIM	ETERS		INC	HES
Symbol	Min.	Max.		Min.	Max.
No. Leads			32		
A	_	3.00		_	0.118
A1	0.10	_		0.004	_
В	0.36	0.51		0.014	0.020
С	0.15	0.30		0.006	0.012
D	20.14	20.75		0.793	0.817
Е	13.87	14.38		0.546	0.566
E1	11.18	11.43		0.440	0.450
е	1.27 E	3SC		0.050	BSC
L	0.58	0.99		0.023	0.039
α	0°	10°		0°	10°
S	_	0.86		_	0.034

Notes:

- 1. Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



400-mil Plastic SOJ Package Code: K




	Millim	eters	Inche	es	Millim	eters	Inche	es	Millin	neters	Inch	es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	28				3	2				36	
Α	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	18.29	18.54	0.720	0.730	20.82	21.08	0.820	0.830	23.37	23.62	0.920	0.930
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370) BSC	9.40	BSC	0.370	BSC	9.40	BSC	0.370	BSC
е	1.27	BSC	0.05	0 BSC	1.27 E	3SC	0.050) BSC	1.27	BSC	0.050) BSC



Millimeters		eters	Inche	s	Millim	eters	Inche	es	Millin	neters	Inch	es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads (N) 40			0			42	2				44	
A	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	25.91	26.16	1.020	1.030	27.18	27.43	1.070	1.080	28.45	28.70	1.120	1.130
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370	BSC	9.40	BSC	0.370) BSC	9.40	BSC	0.370	BSC
е	1.27	BSC	0.05	0 BSC	1.27 l	3SC	0.050) BSC	1.27	BSC	0.050) BSC



Plastic STSOP - 32 pins Package Code: H (Type I)




	Plas	tic STS()P (H - T	уре	l)		
	Millim	eters	Inches				
Symbol	Min	Max	M	in	Max		
Ref. Std.							
N			32				
Α	_	1.25	_	-	0.049		
A1	0.05	_	0.0	02	_		
A2	0.95	1.05	0.0	37	0.041		
b	0.17	0.23	0.0	07	0.009		
С	0.14	0.16	0.00	055	0.0063		
D	13.20	13.60	0.5	20	0.535		
D1	11.70	11.90	0.4	61	0.469		
Е	7.90	8.10	0.3	11	0.319		
е	0.50	BSC	(0.020	BSC		
L	0.30	0.70	0.0	12	0.028		
S	0.28	Тур.	(0.011	I Тур.		
α	0°	5°	0	0	5°		

- Controlling dimension: millimeters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D1 and E do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Mini Ball Grid Array

Package Code: B (36-pin)



mBGA - 6mm x 8mm

	MILI	IMET	ERS	INCHES				
Sym.	Min.	Тур.	Max.	Min. Typ. Max.				
N0.								
Leads		36		36				
Α		_	1.20	— — 0.047				
A1	0.24	_	0.30	0.009 — 0.012				
A2	0.60	_	_	0.024 — —				
D	7.90	8.00	8.10	0.311 0.315 0.319				
D1	5	.25BS	3	0.207BSC				
E	5.90	6.00	6.10	0.232 0.236 0.240				
E1	3	3.75BS	С	0.148BSC				
е	0	.75BS	C	0.030BSC				
b	0.30	0.35	0.40	0.012 0.014 0.016				


mBGA - 8mm x 10mm

	MIL	LIMET	ER	INCHES
Sym.	Min.	Тур.	Max.	Min. Typ. Max.
N0. Leads		36		36
Α	_	_	1.20	— — 0.047
A1	0.24	_	0.30	0.009 — 0.012
A2	0.60	_	_	0.024 — —
D	9.90	10.00	10.10	0.390 0.394 0.398
D1	5	.25BSC)	.207BSC
E	7.90	8.00	8.10	0.311 0.315 0.319
E1	3	3.75BSC)	0.148BSC
е	0	.75BSC)	0.030BSC
b	0.30	0.35	0.40	0.012 0.014 0.016



Plastic TSOP


Package Code: T (Type II)



Notes:

- 1. Controlling dimension: millimieters, unless otherwise specified.
- unless otherwise specified.

 BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)													
	Millimeters		Inche	Inches		Millimeters		Inches		Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Ref. Std.													
No. Leads (N) 32		2		44				50					
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047	
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018	
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830	
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471	
e 1.27 BSC		0.050 E	BSC 0.80 BSC		0.032	0.032 BSC		0.80 BSC		0.031 BSC			
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024	
ZD	0.95 REF 0.0		0.037	7 REF 0.81 REF		0.032 REF		0.88	0.88 REF		0.035 REF		
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	