Lab 2 Ming Li Liu - 261226740 Guy Khairallah - 261135566 Georges Honein - 261139430

Introduction

In this assignment, we made vhdl code from a schematic rather than vhdl to schematic like last time. We were then introduced to the testbench writer that could generate a template for a given entity. Following the instructions, we implemented nested for loops for exhaustive testing. We implemented the 2-to-1 mux in structural and behavioral vhdl code, which we then used the testbench write to generate a template and completed an exhaustive testing for the two implementations. Using the two mux implementations, we made the 4-bit shifter and tested against an input X = 1110 and every possible shift (00, 01, 10, 11). See figures for more detail.




Fig 1. AeqB schematic representation. Inputs were mapped to the inputs of each XOR gate, and the gates's outputs were wired directly to an AND gate which gave the output for the entire function.

Fig 2 (mingli_liu_vhd_tst.vhd). Generated vhdl code for AeqB schematic representation. The vhdl code was generated from the schematic representation. It uses AND, NOT, and XOR gates, so it is structural.




Fig 3. AeqB simple example simulation plot.

```
mingli_liu_2_vhd_...
    library ieee;
     use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
  4 entity mingli_liu_2_vhd_tst is
 5 end entity mingli_liu_2_vhd_tst;
   architecture mingli_liu_2_arch of mingli_liu_2_vhd_tst is
 10
 11
      signal a
                  : std_logic_vector(3 downto 0);
 12
      signal aeqb : std_logic;
 13
      signal b
                 : std_logic_vector(3 downto 0);
 14
      component mingli_liu_2 is
 16
                      std_logic_vector(3 downto 0);
         aeqb : out std_logic;
                      std_logic_vector(3 downto 0)
       );
 21
      end component mingli_liu_2;
 23 begin
 24
      i1 : component mingli_liu_2
 26
       port map (
 27
               => a,
 28
 29
         aeqb => aeqb,
               => b
 30
 31
      );
 32
      always : process is
 33
 34
      begin
        a <= "0000";
        b <= "0000";
       wait for 10 ns;
a <= "1010";
 38
 39
 40
       b <= "1100";
       wait for 5 ns;
       a <= "1111";
 44
        wait for 20 ns;
        b <= "1111";
 46
        wait; -- this waits forever...
48
      end process always;
 50 end architecture mingli_liu_2_arch;
```

Fig 4 (mingli_liu_2_vhd_tst.vhd). Simple introductory example testbench vhdl code for AeqB. We used the testbench template generator and the always block was provided by the instructions.

```
mingli_liu_2_vhd_...
   library ieee;
    use ieee.std_logic_1164.all;
    use ieee numeric_std.all;
  4 entity mingli_liu_2_vhd_tst is
 5 end entity mingli_liu_2_vhd_tst;
   architecture mingli_liu_2_arch of mingli_liu_2_vhd_tst is
 10
 11
      signal a
                  : std_logic_vector(3 downto 0);
 12
      signal aeqb : std_logic;
 13
      signal b
                 : std_logic_vector(3 downto 0);
      component mingli_liu_2 is
                       std_logic_vector(3 downto 0);
          aeqb : out std_logic;
                       std_logic_vector(3 downto 0)
 21
      end component mingli_liu_2;
 23 begin
 24
      i1 : component mingli_liu_2
 26
       port map (
 27
               => a,
 28
 29
         aeqb => aeqb,
               => b
 30
 31
       );
 32
 33
      generate_test : process is
 34
      begin
        for i in 0 to 16 loop
          a <= std_logic_vector(to_unsigned(i, 4));</pre>
 38
 39
 40
          for j in 0 to 16 loop
 41
            b <= std_logic_vector(to_unsigned(j, 4));</pre>
           wait for 10 ns;
 44
          end loop;
 46
        end loop;
 48
49
 50
 51
      end process generate_test;
 52
53 end architecture mingli_liu_2_arch;
```

Fig 5 (mingli_liu_2_vhd_tst.vhd). Exhaustive vhdl testbench code for AeqB. We used the testbench template generator and the generate_test block was provided by the instructions. Using nested for loops to loop through all possible input values.




Fig 6. Simulation plot for exhaustive testing of AeqB.

```
mux_behavioral.vhd
    library ieee;
use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
    entity mux_behavioral is
                   std_logic;
                   std_logic;
                   std_logic;
        y : out
                   std_logic
11 end entity mux_behavioral;
12
13 architecture mux of mux_behavioral is
14
 15 begin
      with S select Y <=
19
        B when '1',
        'X' when others;
```

Fig 7 (mux_behavioral.vhd). Behavioral vhdl code for mux implementation using "with select".

```
mux_structural.vhd
1     library ieee;
1     use ieee.std_logic_1164.all;
2     use ieee.numeric_std.all;
3
4     entity mux_structural is
5     port (
6          a : in     std_logic;
7          b : in     std_logic;
8          s : in     std_logic;
9          y : out     std_logic
10     );
11 end entity mux_structural;
12
13 architecture mux of mux_structural is
14
15 begin
16
17     y <= (a and (not s)) or (b and s);
18
19 end architecture mux;</pre>
```

Fig 8 (mux_structural.vhd). Structural vhdl code for mux implementation using AND, OR, and NOT gates.

```
mux_structural.vht
37 library ieee;
 36  use ieee.std_logic_1164.all;
34 entity mux_structural_tst is
33 end entity mux_structural_tst;
31 architecture mux_structural_arch of mux_structural_tst is
     signal a : std_logic;
     signal b : std_logic;
     signal s : std_logic;
 24
     signal y : std_logic;
      component mux_structural is
                    std_logic;
                   std_logic;
                   std_logic;
                   std_logic
     end component mux_structural;
14
13 begin
12
 11
      i1 : component mux_structural
 10
       port map (
        b => b,
         s => s,
 6
        y => y
       );
      always : process is
      begin
        wait for 10 ns;
 10
 11
 12
13
        s <= '1';
14
        wait for 10 ns;
17
 18
 20
       wait for 10 ns;
```

Fig 9 (mux_structural.vht). Testbench vhdl code for structural implementation of mux. The always block goes through all possible input values. By enumerating all "ab" values (11, 10, 01, 00) and for each select 0 and 1.

```
mux_behavioral.vht
   library ieee;
 use ieee.std_logic_1164.all;
 3 entity mux_behavioral_vhd_tst is
 4 end entity mux_behavioral_vhd_tst;
 6 architecture mux_behavioral_arch of mux_behavioral_vhd_tst is
     signal a : std_logic;
 10
 11
     signal b : std_logic;
 12
     signal s : std_logic;
 13
     signal y : std_logic;
14
      component mux_behavioral is
 16
         a : in
b : in
 17
                    std_logic;
                   std_logic;
                   std_logic;
        y : out std_logic
21
     end component mux_behavioral;
24 begin
      il : component mux_behavioral
 27
        port map (
 28
 30
         b => b,
         s => s,
 32
         y => y
 33
      );
 34
      always : process is
 36
      begin
38
        s <= '0';
40
        wait for 10 ns;
42
44
        wait for 10 ns;
 48
 49
 50
52
        wait for 10 ns;
        a <= '0';
54
        s <= '0';
 56
        wait for 10 ns;
```

```
6
5
    s <= '1';
    wait for 10 ns;

2    a <= '0';
    b <= '0';
    s <= '0';
    wait for 10 ns;

2    s <= '1';
    wait for 10 ns;

5    wait;

7    end process always;
9

10 end architecture mux_behavioral_arch;</pre>
```

Fig 10 (mux_behavioral.vht). Testbench code for behavioral implementation of mux. The always block goes through all possible input values. By enumerating all "ab" values (11, 10, 01, 00) and for each select 0 and 1.




Fig 11. Simulation plot for structural implementation of mux.




Fig 12. Simulation plot for behavioral implementation of mux.

```
circular_barrel_s...
1 library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 4 entity circular_barrel_shifter_structural is
                   std_logic_vector(3 downto 0);
       sel : in
                   std_logic_vector(1 downto 0);
       y : out std_logic_vector(3 downto 0)
 10 end entity circular_barrel_shifter_structural;
12 architecture circular_barrel_shifter of circular_barrel_shifter_structural is
     component mux_structural is
14
                   std_logic:
                   std_logic:
17
                   std_logic:
         y : out std_logic
       );
     end component mux_structural;
     signal m1 : std_logic;
     signal m2 : std_logic;
24
     signal m3 : std_logic;
     signal m4 : std_logic;
27 begin
     i1 : component mux_structural port map (x(0), x(2), sel(1), m1);
     i2 : component mux_structural port map (x(1), x(3), sel(1), m2);
      i3 : component mux_structural port map (x(2), x(0), sel(1), m3);
30
     i4 : component mux_structural port map (x(3), x(1), sel(1), m4);
     i5 : component mux_structural port map (m1, m4, sel(0), y(0));
     i6 : component mux_structural port map (m2, m1, sel(0), y(1));
34
      i7 : component mux_structural port map (m3, m2, sel(0), y(2));
      i8 : component mux_structural port map (m4, m3, sel(0), y(3));
```

Fig 13 (circular_barrel_shifter_structural.vhd). Vhdl code for structural implementation of 4 bit shifter. It uses the structural implementation of mux in Fig 8 as a component, then maps out all the inputs to outputs for every mux instance in the 4 bit shifter.

```
circular_barrel_s...
   library ieee;
     use ieee.std_logic_1164.all;
    use ieee numeric_std all;
 4 entity circular_barrel_shifter_behavioral is
                    std_logic_vector(3 downto 0);
        sel : in
                    std_logic_vector(1 downto 0);
                   std_logic_vector(3 downto 0)
 10 end entity circular_barrel_shifter_behavioral;
11
12 architecture circular_barrel_shifter of circular_barrel_shifter_behavioral is
     component mux_behavioral is
                    std_logic;
                   std_logic;
         s : in
                    std_logic;
                   std_logic
     end component mux_behavioral;
     signal m1 : std_logic;
     signal m2 : std_logic;
24
     signal m3 : std_logic;
     signal m4 : std_logic;
27 begin
     il : component mux\_behavioral port map (x(0), x(2), sel(1), m1);
28
      i2 : component mux_behavioral port map (x(1), x(3), sel(1), m2);
      i3 : component mux\_behavioral port map (x(2), x(0), sel(1), m3);
     i4 : component mux_behavioral port map (x(3), x(1), sel(1), m4);
      i5 : component mux_behavioral port map (m1, m4, sel(θ), y(θ));
      i6 : component mux_behavioral port map (m2, m1, sel(0), y(1));
34
     i7 : component mux\_behavioral port map (m3, m2, sel(0), y(2));
36
     is : component mux\_behavioral port map (m4, m3, sel(0), y(3));
37 end architecture circular_barrel_shifter;
```

Fig 14 (circular_barrel_shifter_behavioral.vhd). Vhdl code for behavioral implementation of 4 bit shifter. It uses the behavioral implementation of mux in Fig 7 as a component, then maps out all the inputs to outputs for every mux instance in the 4 bit shifter.

```
circular_barrel_s...
   library ieee;
    use ieee std_logic_1164.all;
     use ieee.numeric_std.all;
 4 entity circular_barrel_shifter_structural_vhd_tst is
 5 end entity circular_barrel_shifter_structural_vhd_tst;
 7 architecture arch of circular_barrel_shifter_structural_vhd_tst is
 10
      signal sel : std_logic_vector(1 downto 0);
 11
     signal x : std_logic_vector(3 downto 0);
12
13
     signal y
                : std_logic_vector(3 downto 0);
14
     component circular_barrel_shifter_structural is
16
        port (
         sel : in
                      std_logic_vector(1 downto 0);
17
                      std_logic_vector(3 downto 0);
            : out
                      std_logic_vector(3 downto 0)
20
21
     end component circular_barrel_shifter_structural;
22
23 begin
      il : component circular_barrel_shifter_structural
26
        port map (
27
          sel => sel,
30
            => y
31
33
      always : process is
 34
      begin
35
        x <= "1110";
36
37
38
        for j in 0 to 4 loop
39
          sel <= std_logic_vector(to_unsigned(j, 2));</pre>
40
         wait for 10 ns;
       end loop;
44
       wait;
     end process always;
49 end architecture arch;
```

Fig 15 (circular_barrel_shifter_structural.vht). Testbench code for structural implementation of 4 bit shifter. It uses the structural component defined in Fig 13. The input X is 1110 and it test all possible shifts using a for loop that loops through from 00 to 11.

```
| circular_barrel_s...
   library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 4 entity circular_barrel_shifter_behavioral_vhd_tst is
 5 end entity circular_barrel_shifter_behavioral_vhd_tst;
 7 architecture arch of circular_barrel_shifter_behavioral_vhd_tst is
10
     signal sel : std_logic_vector(1 downto 0);
11
12
     signal x : std_logic_vector(3 downto 0);
13
     signal y : std_logic_vector(3 downto 0);
14
     component circular_barrel_shifter_behavioral is
16
       port (
         sel : in
                     std_logic_vector(1 downto 0);
17
                     std_logic_vector(3 downto 0);
             : out
                     std_logic_vector(3 downto 0)
20
     end component circular_barrel_shifter_behavioral;
22
23 begin
     il : component circular_barrel_shifter_behavioral
26
       port map (
27
         sel => sel,
30
            => y
31
32
33
     always : process is
     begin
34
35
       x \le "1110";
36
37
38
       for j in 0 to 4 loop
39
         sel <= std_logic_vector(to_unsigned(j, 2));</pre>
40
41
         wait for 10 ns;
       end loop;
44
       wait;
46
47
     end process always;
49 end architecture arch;
```

Fig 16 (circular_barrel_shifter_behavioral.vht). Testbench code for behavioral implementation of 4 bit shifter. It uses the behavioral component defined in Fig 14. The input X is 1110 and it test all possible shifts using a for loop that loops through from 00 to 11.




Fig 17. Simulation plot for structural implementation of 4 bit shifter with X = 1110.




Fig 18. Simulation plat for behavioral implementation of 4 bit shifter with X = 1110.

8 Questions:

- 1) Briefly explain your VHDL code implementation of all circuits.

 See Fig 2, 4, 5, 7, 8, 9, 10, 13, 14, 15, 16 for vhdl code and explanation.
- 2) Report the number of pins and logic modules used.

	AeqB	2-1 MUX		4-bit circular barrel shifter	
	schematic	structural	behavioral	structural	behavioral
Logic utilization (in ALMs)	2	1	1	5	5
Total pins	9	4	4	10	10

3) Show a representative simulation plot for the introductory testing example. You can simply include a snapshot from the waveform that you obtained from ModelSim. In order to fully capture all the signals from the waveform, you can adjust the display range using the magnifier icons.

See Fig 3.

4) Show representative simulation plots for the exhaustive test.

See Fig 6.

5) Show representative simulation plots of the 2-to-1 MUX circuits for all the possible input values.

See Fig 11 and Fig 12.

6) Show representative simulation plots of the 4-bit circular shift register for a given input sequence.

See Fig 17 and Fig 18 for simulation plots of the 4 bit shifter for X = 1110.

Conclusion

We learned that it was possible to convert schematic representation to vhdl code and how to generate a template for testbench code using the Testbench Template Writer. All testbenches confirmed the expected behavior of the code they were responsible for.