

# High Performance Stereo Audio ADC

## **FEATURES**

- High performance multi-bit delta-sigma audio ADC
- 102 dB signal to noise ratio
- -85 dB THD+N
- 24-bit, 8 to 200 kHz sampling frequency
- I<sup>2</sup>S/PCM master or slave serial data port
- Support TDM
- 256/384Fs, USB 12/24 MHz and other non standard audio system clocks
- Low power standby mode


## **APPLICATIONS**

- Mic Array
- Soundbar
- Audio Interface
- Digital TV
- A/V Receiver
- DVR
- NVR

#### **ORDERING INFORMATION**

ES7243 -40°C ~ +85°C QFN-20


## **BLOCK DIAGRAM**



1.		
2. 3.	CLOCK MODES AND SAMPLING FREQUENCIES	5
4. 5.	MICRO-CONTROLLER CONFIGURATION INTERFACEDIGITAL AUDIO INTERFACE	6
6.	ELECTRICAL CHARACTERISTICSABSOLUTE MAXIMUM RATINGS	7
	RECOMMENDED OPERATING CONDITIONS	
	ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS	
	POWER CONSUMPTION CHARACTERISTICS	
	SERIAL AUDIO PORT SWITCHING SPECIFICATIONS	
	I <sup>2</sup> C SWITCHING SPECIFICATIONS	
7.	CONFIGURATION REGISTER DEFINITION	
	REGISTER 0X01 – SERIAL DATA PORT, DEFAULT 0000 0000	. 10
	REGISTER 0X02 – LRCK DIVIDER, DEFAULT 0001 0000	. 11
	REGISTER 0X03 – BCLK DIVIDER, DEFAULT 0000 0100	. 11
	REGISTER 0X04 – CLOCK DIVIDER FOR ADC, DEFAULT 0000 0010	. 11
	REGISTER 0X05 – MUTE CONTROL FOR ADC, DEFAULT 0001 0011	. 11
	REGISTER 0X06 – STATE CONTROL FOR CHIP, DEFAULT 0000 0000	. 12
	REGISTER 0X07 – ANALOG CONTROL REGISTER 0, DEFAULT 1000 0000	. 12
	REGISTER 0X08 – ANALOG CONTROL REGISTER 1, DEFAULT 0001 0001	. 13
	REGISTER 0X09 – ANALOG CONTROL REGISTER 2, DEFAULT 1000 0000	. 13
	REGISTER 0X0A – PERIOD FOR ANALOG CHARGING STATE, DEFAULT 1100 0000	. 14
	REGISTER 0X0B – PERIOD FOR DIGITAL INITIATING STATE, DEFAULT 1100 0000	. 14
	REGISTER 0X0C- PERIOD FOR DIGITAL INITIATING STATE, DEFAULT 0001 0010	. 14
	REGISTER 0X0D – CHIP STATE AND OSR SETTING, DEFAULT 1010 0000	. 14
	REGISTER 0X0E – CHIP ID, DEFAULT 0100 0000	. 15
8.		. 16
$\circ$	CODDODATE INFORMATION	17


# 1. PIN OUT AND DESCRIPTION

**Everest Semiconductor** 



Pin Name	Pin number	Input or Output	Pin Description
CCLK, CDATA	19, 18	1/0	I <sup>2</sup> C clock and data
AD0, AD1	17,8	Ţ	I <sup>2</sup> C addresses
MCLK	20	Ţ	Master clock
SCLK	6	1/0	Serial data bit clock
LRCK	7	1/0	Serial data left and right channel frame clock
TDMIN	2	1	TDM data in
SDOUT	3	0	Serial data output
AINLP, AINLN	9, 10		Analog left and right inputs
AINRP, AINRN	16, 15	1	Analog left and right inputs
VDDP	1	1	Power supply for the digital input and output
VDDD/GNDD	5, 4	1	Digital power supply
VDDA/GNDA	12, 13	1	Analog power supply
REFP	14	0	Filtering capacitor connection
REFQ	11	0	Filtering capacitor connection

## 2. TYPICAL APPLICATION CIRCUIT



## 3. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports standard audio clocks (256Fs, 384Fs, 512Fs, etc), USB clocks (12/24 MHz), and some common non standard audio clocks (25 MHz, 26 MHz, etc).

According to the serial audio data sampling frequency (Fs), the device can work in two speed modes: single speed mode or double speed mode. In single speed mode, Fs normally ranges from 8 kHz to 48 kHz, and in double speed mode, Fs normally range from 64 kHz to 96 kHz.

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally, and LRCK and SCLK must be synchronously derived from the system clock with specific rates. In master mode, LRCK and SCLK are derived internally from device master clock.

#### 4. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I<sup>2</sup>C micro-controller configuration interface. External micro-controller can completely configure the device through writing to internal configuration registers.

I<sup>2</sup>C interface is a bi-directional serial bus that uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1a and Figure 1b. Data are transmitted synchronously to SCL clock on the SDA line on a byte-by-byte basis. Each bit in a byte is sampled during SCL high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the SDA low. The transfer rate of this interface can be up to 400 kbps.

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at SDA while SCL is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 001000x, where x equals ADO. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at SDA while SCL is high.

In I<sup>2</sup>C interface mode, the registers can be written and read. The formats of "write" and "read" instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

Table 1 Write Data to Register in I<sup>2</sup>C Interface Mode

	Chip Address		R/W		Register Address		Data to be written		
start	001000	AD0	0	ACK	RAM	ACK	DATA	ACK	Stop

Revision 2.0 5 August 2017




Figure 1a I<sup>2</sup>C Write Timing

Table 2 Read Data from Register in I<sup>2</sup>C Interface Mode

		Chip Address		R/W		Register Address		
St	tart	001000	AD0	0	ACK	RAM	ACK	
		Chip Address		R/W		Data to be read		
St	tart	001000	AD0	1	ACK	Data	NACK	Stop




Figure 1b I<sup>2</sup>C Read Timing

#### 5. DIGITAL AUDIO INTERFACE

The device provides many formats of serial audio data interface to the output from the ADC through LRCK, SCLK and SDOUT pins. These formats are I<sup>2</sup>S, left justified and DSP/PCM mode. ADC data is out at SDOUT on the falling edge of SCLK. The relationships of SDOUT (SDATA), SCLK and LRCK with these formats are shown through Figure 2 to Figure 5. The device supports up to 8-ch of TDM, please refer to user guide for detail description.




Figure 2 I<sup>2</sup>S Serial Audio Data Format Up To 24-bit




Figure 3 Left Justified Serial Audio Data Format Up To 24-bit




Figure 4 DSP/PCM Mode A




Figure 5 DSP/PCM Mode B

## 6. ELECTRICAL CHARACTERISTICS

## **ABSOLUTE MAXIMUM RATINGS**

Continuous operation at or beyond these conditions may permanently damage the device.

PARAMETER	MIN	MAX
Analog Supply Voltage Level	-0.3V	+5.0V
Digital Supply Voltage Level	-0.3V	+5.0V
Input Voltage Range	DGND-0.3V	DVDD+0.3V
Operating Temperature Range	-40°C	+85°C
Storage Temperature	-65°C	+150°C

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MIN	TYP	MAX	UNIT
VDDA	3.0	3.3	3.6	V
VDDD	3.0	3.3	3.6	V
VDDP	1.6	3.3	3.6	V

#### ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: VDDA=3.3V, VDDD=3.3V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, 96 KHz or 192 KHz, MCLK/LRCK=256.

PARAMETER	MIN	TYP	MAX	UNIT
ADC Performance				
Signal to Noise ratio (A-weigh)	95	102	104	dB
THD+N	-88	-85	-75	dB
Channel Separation (1KHz)	95	100	105	dB
Interchannel Gain Mismatch		0.1		dB
Gain Error			±5	%
Filter Frequency Response – Single Speed				
Passband	0		0.4535	Fs
Stopband	0.5465			Fs
Passband Ripple			±0.05	dB
Stopband Attenuation	70			dB
Filter Frequency Response – Double Spee	d			
Passband	0		0.4167	Fs
Stopband	0.5833			Fs
Passband Ripple			±0.005	dB
Stopband Attenuation	70			dB
Filter Frequency Response – Quad Speed				
Passband	0		0.2083	Fs
Stopband	0.7917			Fs
Passband Ripple			±0.005	dB
Stopband Attenuation	70			dB
Analog Input				
Full Scale Input Level		AVDD/3.3		Vrms
Input Impedance		20		ΚΩ

#### **POWER CONSUMPTION CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT	
Normal Operation Mode					
VDDD=3.3V, VDDP=3.3V, VDDA=3.3V 30 mA				mA	
Power Down Mode					
VDDD=3.3V, VDDP=3.3V, VDDA=3.3V 19 uA				uA	

Revision 2.0 8 August 2017

CEDIAI	ΛΙΙΝΙΛ	$D \cap DT$	SWITCHING	: CDECIEIA	CATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
MCLK frequency			51.2	MHz
MCLK duty cycle		40	60	%
LRCK frequency			200	KHz
LRCK duty cycle		40	60	%
SCLK frequency			26	MHz
SCLK pulse width low	TSCLKL	15		ns
SCLK Pulse width high	TSCLKH	15		ns
SCLK falling to LRCK edge	TSLR	-10	10	ns
SCLK falling to SDOUT valid	TSDO	0		ns
SDIN valid to SCLK rising setup time	TSDIS	10		ns
SCLK rising to SDIN hold time	TSDIH	10		ns




Figure 6 Serial Audio Port Timing

# *i*<sup>2</sup>C SWITCHING SPECIFICATIONS

PARAMETER	Symbol	MIN	MAX	UNIT
SCL Clock Frequency	FSCL		400	KHz
Bus Free Time Between Transmissions	TTWID	1.3		us
Start Condition Hold Time	TTWSTH	0.6		us
Clock Low time	TTWCL	1.3		us
Clock High Time	TTWCH	0.4		us
Setup Time for Repeated Start Condition	TTWSTS	0.6		us
SDA Hold Time from SCL Falling	TTWDH		900	ns
SDA Setup time to SCL Rising	TTWDS	100		ns
Rise Time of SCL	TTWR		300	ns
Fall Time SCL	TTWF		300	ns




Figure 7 I<sup>2</sup>C Timing

# 7. CONFIGURATION REGISTER DEFINITION

# REGISTER 0X00 – MODE CONFIGURE, DEFAULT 0000 0000

Bit Name	Bit	Description
Reserved	7	Reserved
		Configure internal main clock's frequence
		00 – mclk div by 1
MCLK_DIV	6:5	01 – mclk div by 2
		10 – mclk div by 3
		11 – mclk div by 4
		ADC HPF switch
ADC_HPF_DIS	4	0 – ADC HPF enable
		1 – ADC HPF disable
		Set output sampling frequence for chip
		00 – single speed
SPEED_MODE	3:2	01 – double speed
		10 – quad speed
		11 – not allowed
		Set chip as master mode or slave mode under software mode
MS_MODE	1	0 – slave mode
		1 – master mode
		Set chip as hardward mode or software mode
WORK_MODE	0	0 – hardware mode
		1 – software mode

## REGISTER 0X01 – SERIAL DATA PORT, DEFAULT 0000 0000

Bit Name	Bit	Description	
		cascade mode enable	
TDM_ENA	7	1 – TDM cascade mode	
		0 – normal mode	
		BCLK polarity	
SP_BCLKINV	6	0 – normal	
		1 – invert version of bclk	
SP_LRP	5	LRC polarity	
	5	When chip work as I2S/Left Justify case:	

		0 – L/R normal polarity
		Left/Right=High/Low (LI)
		Left/Right=Low/High (I2S)
		1 – L/R invert polarity
		Left/Right=Low/High (LJ)
		Left/Right=High/Low (I2S)
		when chip work as DSP mode case:
		0 – Mode A, MSB is available on 2nd SCLK rising edge after LRCK rising edge
		1 – Mode B, MSB is available on 1st SCLK rising edge after LRCK rising edge
		The ata format of serial data port
		000 – 24-bit
SP_WL	4:2	001 – 20-bit
JP_VVL	4.2	010 – 18-bit
		011 – 16-bit
		100 – 32-bit
		The protocol of serial data port
SP_PROTOCAL		00 – 12S
	1:0	01 – LJ
		10 – not allowed
		11 – DSP

## *REGISTER 0X02 – LRCK DIVIDER, DEFAULT 0001 0000*

Bit Name	Bit	Description	
LRCKDIV	7:0	0xxx_xxxx - LRCK DIVIDER's coeficient = bin2dec(xxx_xxxx) * 16 1xxx_xxxx - LRCK DIVIDER's coeficient = bin2dec(xxx_xxxx) * 25	

## REGISTER 0X03 – BCLK DIVIDER, DEFAULT 0000 0100

Bit Name	Bit	Description	
Reserved	7:6	Reserved	
BCLKDIV	5:0	BCLK divider's coefficient  000000 – not allowed	
		other – BCLK divider's coefficient	

## REGISTER 0X04 – CLOCK DIVIDER FOR ADC, DEFAULT 0000 0010

Bit Name	Bit	Description	
Reserved	7:4	Reserved	
CLK_ADC_DIV	3:0	Clock divider's coefficient for ADC under software mode 0000 – not allowed Other – Clock divider's coefficient for ADC	

## REGISTER 0X05 - MUTE CONTROL FOR ADC, DEFAULT 0001 0011

Bit Name	Bit	Description
Reserved	7:6	Reserved
AUTOMUTE_DETED	5	1 – chip is under mute state 0 – chip is under normal state
ADC_MUTE_SIZE	4	auto mute window size 0 – 4096 LRCK

Revision 2.0 11 August 2017

		1 – 8192 LRCK
		Software Mute Enable
ADC_SDP_MUTE	3	0 – Disable software mute sdp output
		1 – Enable software mute sdp output
		ADC auto mute noise gate
		00 – -96dB
ADC_NOISETHD	2:1	01 – -84dB(default)
		1072dB
		1160dB
		Auto-mute control
ADC_AUTOMUTE	0	0 – Auto-mute enable
		1 – Auto-mute disable

## REGISTER 0X06 – STATE CONTROL FOR CHIP, DEFAULT 0000 0000

Bit Name	Bit	Description
		Set SDOUT pad to 'Z' state
SP_TRI	7	0 – '1' or '0' state
		1 – 'Z' state
		disable mclk from pad
MCLK_DIS	6	0 – enable
		1 – disable
SEQ_DIS	5	0 – sequence enable
3EQ_DI3	3	1 – sequence disable
		software reset for digital logic
RST_DIG	4	0 – not reset
		1 – Reset all digital logic except cp logic
		software reset for digital logic
RST_ADCDIG	3	0 – not reset
		1 – Reset adc logic(except cp, adc clock generate logic)
		force ADC state machine
		100 – force csm_chip to PowDown
FORCE_CSM	2:0	101 – force csm_chip to ChipIni
TORCE_CSIVI	2.0	110 – force csm_chip to Normal
		111 – force csm_chip to PowerUp
		0xx – no force

## REGISTER 0X07 – ANALOG CONTROL REGISTER 0, DEFAULT 1000 0000

Bit Name	Bit	Description
		Vmid selection:
		00 – Vmid disabled
VMIDSEL	7:6	01 – 50 kΩ divide
		10 – 500 kΩ divide (default)
		11 – 5 kΩ divide
		Power down control for ADCVREF generate module
PDN_ADCVREFGEN	5	1 – power down
		0 – normal
		Power down control for modulator top
MODTOP_RST	4	1 – power down
		0 – normal
PDN_MODL	3	Power down control for left chanel modulator

Revision 2.0 12 August 2017

		1 – power down
		0 – normal
		Power down control for left chanel modulator
PDN_MODR	2	1 – power down
		0 – normal
		Power down control for left chanel PGA
PDN_PGAL	1	1 – power down
		0 – normal
		Power down control for right chanel PGA
PDN_PGAR	0	1 – power down
		0 – normal

## REGISTER 0X08 - ANALOG CONTROL REGISTER 1, DEFAULT 0001 0001

Bit Name	Bit	Description
Reserved	7	Reserved
GAIN_SW	6:4	PGA gain SW control
		Low power control for output
INPUT_SEL2	3	0 – normal
		1 – enter low power
		PGA gain SEL control
		SW3 SW2 SW1 SEL2 SLE1
		00010 – 22.5dB
		00011 – 25dB
		00100 – 1dB
GAIN_SEL	2:1	00101 – 3.5dB
		01000 – 18dB
		01001 – 20.5dB
		10000 – 24.5dB
		10001 – 27dB
		Other – not allowed
		AIN select
INPUT_SEL	0	0 – AIN is not selected as analog audio input
		1 – AIN is selected as analog audio input

# REGISTER 0X09 – ANALOG CONTROL REGISTER 2, DEFAULT 1000 0000

Bit Name	Bit	Description
		Power down control for whole analog
ANA_PDN	7	1 – power down
		0 – normal
		Vmid voltage:
		00 – vdda/2
VMIDLOW	6:5	01 – vdda/2 - 50mV
		10 – vdda/2 - 100mV
		11 – vdda/2 - 150mV
		Low power control for analog VRP
ADC_LP_VRP	4	1 – enter low power
		0 – normal
		Low power control for analog VCMMOD
ADC_LP_VCMMOD	3	1 – enter low power
		0 – normal

Revision 2.0 13 August 2017

ADC_LP_PGA	2	Low power control for analog PGA  1 – enter low power  0 – normal
ADC_LP_INT1	1	Low power control for analog INT1  1 – enter low power  0 – normal
ADC_LP_FLASH	0	Low power control for analog FLASH  1 – enter low power  0 – normal

## REGISTER 0X0A – PERIOD FOR ANALOG CHARGING STATE, DEFAULT 1100 0000

Bit Name	Bit	Description
CHIPINI_CON	7:0	ChipIni state period control
		period=CHIPINI_CON*16/LRCK

## REGISTER 0X0B – PERIOD FOR DIGITAL INITIATING STATE, DEFAULT 1100 0000

Bit Name	Bit	Description
POWERUP_CON	7:0	PowerUp state period control period=POWERUP_CON*16/LRCK

## REGISTER OXOC- PERIOD FOR DIGITAL INITIATING STATE, DEFAULT 0001 0010

Bit Name	Bit	Description
Reserved	7:6	Reserved
		00 – bias1
ADCDIAS SWILL	5:4	01 – bias2
ADCBIAS_SWH	5.4	10 – bias3
		11 – bias3
SRATIO_DIV	3:0	Clock divider's coefficient for ADC under hardware mode(Read only)

## REGISTER 0X0D - CHIP STATE AND OSR SETTING, DEFAULT 1010 0000

Bit Name	Bit	Description
ADC_CSM	7:6	the state of whole chip  00 – power down state  01 – chipini state  11 – powerup state  10 – normal state
ADC_OSR	5:0	output to the counter value of comb filter  R – final ADC OSR as follows  single speed – ADC_OSR * 4  double speed – ADC_OSR * 2  quad speed – ADC_OSR  W – configure ADC OSR under software mode, the value is computed as follows:  single speed – (((ADC OSR)>>2)<<2)/4  double speed – (((ADC OSR)>>2)<<2)/2  quad speed – (((ADC OSR)>>2)<<2)


Revision 2.0 14 August 2017

# REGISTER OXOE - CHIP ID, DEFAULT 0100 0000

Bit Name	Bit	Description
		Chip ID[7:5]:
		000 – 93xx
		001 – 71xx
		010 – 72xx
CHID ID	7.0	011 – 73xx
CHIP_ID	7:0	100 – reserve
		101 – 81xx
		110 – 82xx
		111 – 83xx
		Chip ID[4:0] – Chip Index

Revision 2.0 15 August 2017

## 8. PACKAGE



# 9. CORPORATE INFORMATION

Everest Semiconductor Co., Ltd.

No. 1355 Jinjihu Drive, Suzhou Industrial Park, Jiangsu, P.R. China, Zip Code 215021

苏州工业园区金鸡湖大道 1355 号国际科技园,邮编 215021

Email: info@everest-semi.com



Revision 2.0 17 August 2017