
2020 Digital IC Design Homework 4: RC4 Encrypt

NAME	Nguyen Vu Le Minh					
Student ID	P76087099					
Simulation Result						
Functional	Pass	Gate-level	Pass	Gate-level	161132455 (ps)	
simulation		simulation		simulation time	85100455 (ps)	
(result 1)				(result 1)		
#				# Cipher is correct ! # Plain is correct ! #		
 				#		
<pre># Congratulations! Cipher data have been generated successfully! The result is PASS!! # Congratulations! Plain data have been generated successfully! The result is PASS!!</pre>				# Congratulations! Cipher data have been generated successfully! The result is PASS!!		
# Congratulations: Figin data have been generated successfully: The result is PASS: # ** Note: \$finish : P:/2. Study/Semester 2/Digital IC DESIGN/Homework/HW4/function # Time: 179025 ns Iteration: 2 Instance: /testfixture # 1				<pre># Congratulations! Plain data have been generated successfully! The result is PASS!! # # ** Note: \$finish : P:/2. Study/Semester 2/Digital IC DESIGN/Homework/HW4/Gateleve # _ Time: 161132455 ps Iteration: 0 Instance: /testfixture</pre>		
(result 2)			(result 2)			
# Cipher is correct !				# T B 2 - S U M M A R Y		
# + TB 2 - S U M M A R Y				# Congratulations! Cipher data have been generated successfully! The result is PASS!! # Congratulations! Plain data have been generated successfully! The result is PASS!! # ** Note: \$finish : P:/2. Study/Semester 2/Digital IC DESIGN/Homework/HN4/Gateleve # Time: 85100455 ps Iteration: 0 Instance: /testfixture2 # 1 # Rreak at P:/2 Study/Semester 2/Digital IC DESIGN/Homework/HN4/Gatelevel/restfixtures **Result**		
Total logic elements 4,105 / 68,416 (6 %)						
Total memory bit				192 / 1,152,000 (< 1 %)		
				/300 (0 %)		
	Revision Top-leve Family Device Timing M Met timin Total log Dedi Total reg Total pin Total wirt Total me	Itus II Version Name El Entity Name Ideals Ing requirements Ideals Ideal	10.0 RC4 RC4 Cycle EP20 Final Yes 4,10 4,10 1,09 1096 50 0 192	one II C70F896C8 5 / 68,416 (6 %) 5 / 68,416 (6 %) 6 / 68,416 (2 %)		

Description of your design

RC4 is a stream cipher and variable length key algorithm. This algorithm encrypts one byte at a time. A key input is pseudorandom bit generator that produces a stream 8-bit number that is unpredictable without knowledge of input key. RC4 is the encryption algorithm used in Wired Equivalent Encryption (WEP) and was previously one of the algorithms used by TLS. The RC4 encryption and decryption use the same set of algorithms as for the coincidence of XOR operation.



First of all, I will get all data of key and save them in array. The key length of this system is 32, and the key data is stored in the testfixture.

```
always @(posedge clk or posedge rst) begin
    if(rst) begin
    index_key <= 8'b0;
end
else begin
    if (key_valid) begin
        if (index_key > Length_Key)begin
              index_key <= 8'b0;
        end
        else begin
              data_key[index_key-1] <= key_in;
              index_key <= index_key+1;
        end
end
end</pre>
```

After the key value is input, shuffle the key and S box. S box is $0 \sim 63$ at the beginning, use the following Pseudo codes to shuffle, and then the shuffled S box is used for encryption. I separate many states to process algorithms. The first state, I use for KSA.

```
for i from 0 to 63
        S[i] := i
endfor
j := 0
for i from 0 to 63
        j := (j + S[i] + key[i mod 32]) % 64
        swap values of S[i] and S[j]
endfor
```

Figure 4 - Key-scheduling algorithm (KSA)

```
case(State)
   3'b000: begin // Key-scheduling
       if (index_sbox == Length_Sbox) begin
           State <= 3'b001;
                      <= k2 + Sbox_new[k1] + data_key[k1[4:0]];
           Sbox_new[index_sbox] <= index_sbox;</pre>
           Sbox_new2[index_sbox] <= index_sbox;</pre>
           index_sbox
                                    <= index_sbox + 1;
   3'b001: begin // Swap Key-scheduling
       Sbox_new[k1] <= Sbox_new[k2[5:0]];
Sbox_new[k2[5:0]] <= Sbox_new[k1];
       Sbox_new2[k1] <= Sbox_new2[k2[5:0]];
       Sbox_new2[k2[5:0]] <= Sbox_new2[k1];
       if (k1 == Length_Sbox - 1)begin
           State <= 3'b010;
                      <= 8'b0;
                      <= 8'b0;
                   <= k1 + 1;
<= 3'b000;
           State
```

The next stage, I shuffle elements in Sbox array with together in order to prepare execute encryption and decryption algorithms.

Finally, I used a multiplexer to control and execute encryption and decryption algorithms follow in figure 5. The stage 3'b011 that contain all processing to execute Encryption and the result is assigned on cipher_out. On the other hand, the stage 3'b100 that execute the decryption algorithm that is the same as encryption. After finished the encryption and decryption, value done will be set to high.

Figure 5 -Flow chart of encryption and decryption algorithm

```
3'b011:begin // Cipher (Ecryption)
   Sbox_new[k1[5:0]]
                        <= Sbox_new[k2[5:0]];
   Sbox_new[k2[5:0]]
                        <= Sbox new[k1[5:0]];
   value_total
                         <= Sbox_new[k1[5:0]] + Sbox_new[k2[5:0]];
                         <= 1'b0;
   plain_read
   cipher_write
                         <= 1'b1;
   if (!plain_in_valid && !flag_cipher_plain ) begin
                         <= 0;
       k2
       flag_cipher_plain <= 1'b1;</pre>
       cipher_write
                      <= 1'b0;
end
3'b100:begin //Plain (Decryption)
                        <= 3'b010;
   Sbox_new2[k1[5:0]]
                       <= Sbox_new2[k2[5:0]];
   Sbox_new2[k2[5:0]] <= Sbox_new2[k1[5:0]];
   value_total2      <= Sbox_new2[k1[5:0]] + Sbox_new2[k2[5:0]];</pre>
   cipher read
                        <= 1'b0;
   plain write
                        <= 1'b1;
    if (!cipher_in_valid && flag_cipher_plain) begin
       done <= 1;
```

I also edit cycle and end cycle in order to get the best result.

```
timescale 1ns/10ps
                                              timescale 1ns/10ps
define CYCLE
                                      // Mo
                                              define CYCLE
                  27.0
                                                                27.0
define End_CYCLE 6000
                                              define End_CYCLE 4000
define KEY
                   "Key 1.dat"
                                              define KEY
                                                                 "Key_2.dat"
define PLAIN
                   "Plain 1.dat"
                                             define PLAIN
                                                                 "Plain 2.dat"
                   "Cipher_1.dat"
                                                                 "Cipher_2.dat"
define CIPHER
                                              define CIPHER
```