


2020 Digital IC Design Homework 2: Divider



The divider is a device that can be used to perform division. It can be usually classified into the signed divider or unsigned divider. In my design, I implement an 8-bit unsigned divider with combination both dataflow and behavior description.



First, my input includes in1, in2. The input in1 and in2 which are 8-bit binary, representation for dividend and divisor respectively. Besides, there are 2 output values that are out and dbz in my design. For dbz output, it's set as 1 when encounter divided-by-zero.



According to block overview and flowchart, I designed division with a temporary register, called as AC 8-bit binary. I also have a carry bit to memo overflow bit. In Full\_Division function, the division is done by just left shift, subtract and adder operation. I implemented until quotient is 0 and it maybe maximum is 8 times because input is 8-bit.

I also edit the Clock Cycle is 41 in Test\_bench file to decrease gate-level simulation time in post-sim.

```
`timescale 1ns / 10ps
`define CYCLE 41 // can be modified
module div_tb;
parameter width = 8;
```

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (gate-level simulation time in  $\underline{ns}$ )