
2020 Digital IC Design Homework 5: Sobel

NAME	Ngu	Nguyen Vu Le Minh				
Student ID	P76	P76087099				
Simulation Result						
Functional simulation	A	Gate-level simulation	В	Gate-level simulation time	15729010867 (ps)	
Congratulations! Sobel X data have been generated successfully! The result is PASS!! Congratulations! Sobel Y data have been generated successfully! The result is PASS!! Congratulations! Sobel Combine data have been generated successfully! The result is PASS!! Congratulations! Sobel combine data have been generated successfully! The result is PASS!! Congratulations! Sobel Congratulations! Sobel Y data have been generated successfully! The result is PASS!! FAIL!!! There are 11198 errors! in Sobel combine **Note: Gfinish : P:/2. Study/Semester 2/Digital IC DESIGN/Homework/HW5/03_GateLe						
Synthesis Result						
Total logic elements 981 / 68,416 (1 %)						
Total memory bit			0 /	0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			0 /	0/300(0%)		
Qua Revi Top- Fam Devi Timi Met □ Tota Tota Tota Tota Tota	r Status rtus II Ver ision Name level Entit ily ice ng Models timing req al logic eler Total coml Dedicated al registers al pins al virtual pi edded Mu	ery Name uirements ments pinational functions logic registers	10.0 SOB SOB Cyd EP20 Final N/A 981 71/ 71 81/ 0 0/1	EL one II C70F896C8		
	Description of your design					

Description of your design

Sobel operator is one of the operators in image processing, also known as Sobel Federman operator or Sobe filter, which is often used to do edge detection in the field of image processing and computer vision. It performs a 2-D spatial gradient measurement on an image. Sobel is a discrete differentiation operator and it is used to compute an approximate absolute gradient magnitude at each pixel of an image for edge detection. In my homework, I implement an image edge detection system, use Gx and Gy to convolve the image to obtain the sobel_X image and sobel_Y image,

and then add sobel_X image and sobel_Y image together and divide by 2 for the output image of sobel_Combine.



The data in tb is zero padding image data.

In my circuit, I use csel to read or write results to memory, and separate stage to calculate Sobel_X, Sobel_Y and Sobel_Combine. After that I will write my result to memory to check with testbench.

After the calculation of Sobel_X, Sobel_Y, Sobel_Combine are finished, the busy signal set to 0 to done operation.

In the Quatus synthesis, I set period time is 50 in Sobel.sdc file

```
create_clock -period 50 [get_ports clk]
```

In the gate level processing, I set Cycle is 24.0 that is minimum value to operation my design and I receive runtime is 15729010867 (ps)

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in \underline{ns})