


2020 Digital IC Design Homework 2: Divider

NAME	Nguyen Vu Le Minh				
Student ID	P76087099				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	2,686,986 (ns)
(your pre-sim result)			(your post-sim result)		
<pre># 65524 data is correct # 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully!</pre>			<pre># 65524 data is correct # 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully!</pre>		
Synthesis Result					
Total logic elements		161 / 68,416 (< 1 %)			
Total memory bit		0 / 1,152,000 (0 %)			
Embedded multiplier 9-bit element		0 / 300 (0 %)			
(your flow summary)					
<div><div>Flow Summary</div><div><div>Flow Status</div>Successful - Sat Apr 11 23:33:51 2020</div><div><div>Quartus II Version</div>10.0 Build 262 08/18/2010 SP 1 SJ Full Version</div><div><div>Revision Name</div>div</div><div><div>Top-level Entity Name</div>div</div><div><div>Family</div>Cyclone II</div><div><div>Device</div>EP2C70F896C8</div><div><div>Timing Models</div>Final</div><div><div>Met timing requirements</div>Yes</div><div><div>Total logic elements</div>161 / 68,416 (< 1 %)</div><div><div>Total combinational functions</div>161 / 68,416 (< 1 %)</div><div><div>Dedicated logic registers</div>0 / 68,416 (0 %)</div><div><div>Total registers</div>0</div><div><div>Total pins</div>25 / 622 (4 %)</div><div><div>Total virtual pins</div>0</div><div><div>Total memory bits</div>0 / 1,152,000 (0 %)</div><div><div>Embedded Multiplier 9-bit elements</div>0 / 300 (0 %)</div><div><div>Total PLLs</div>0 / 4 (0 %)</div></div>					
Description of your design					
<p>The divider is a device that can be used to perform division. It can be usually classified into the signed divider or unsigned divider. In my design, I implement an 8-bit unsigned divider with combination both dataflow and behavior description.</p>					
<div><div><div><div>8</div><div>in1</div></div><div><div>8</div><div>in2</div></div></div><div><div>Divider</div></div><div><div><div>8</div><div>out</div></div><div><div></div><div>dbz</div></div></div></div>					

First, my input includes in1, in2. The input in1 and in2 which are 8-bit binary, representation for dividend and divisor respectively. Besides, there are 2 output values that are out and dbz in my design. For dbz output, it's set as 1 when encounter divided-by-zero.



According to block overview and flowchart, I designed division with a temporary register, called as AC 8-bit binary. I also have a carry bit to memo overflow bit. In Full_Division function, the division is done by just left shift, subtract and adder operation. I implemented until quotient is 0 and it maybe maximum is 8 times because input is 8-bit.

I also edit the Clock Cycle is 41 in Test_bench file to decrease gate-level simulation time in post-sim.

```

`timescale 1ns / 10ps
`define CYCLE 41 // can be modified
module div_tb;
parameter width = 8;
  
```

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)*