提纲


- 1 开源芯片的缘起
- 2 RISC-V开源芯片
- 3 Chisel硬件语言
- 4 敏捷开发的愿景

芯片的软硬件协同开发

领域专用体系结构
















迫切需要在芯片研发初期快速开展软硬件敏捷协同设计与验证



Google: Tensor Processing Unit (TPU)



- TPU instructions follow the CISC tradition
 - It has about a dozen instructions overall
- TPU does NOT use stored program
 - Simply executes instructions sent from the host server via PCI Express interface
 - TPU is a co-processor for CPU; no OS on TPU
- The average clock cycles per instruction (CPI) of these CISC instructions is typically 10 to 20 (clk freq = 700 MHz)
 - MatrixMultiply instruction, 12 bytes in length

Opcode & Flags	Uni Buf Addr	Accu Addr	Length
3 bytes	3 bytes	2 bytes	4 bytes




Tesla: Full Self-Driving Chip


FSD Chip Specification


- 14nm FinFET CMOS
- 6 Billion Transistors
- 12-core 2.2GHz ARM Cortex-A72 CPU
- 1GHz 600 GLOPS GPU
- 72 TOPS 2GHz Neural Network Processors

CISC-like ISA









Architecture 2030 @ ISCA'16

arch2030.cs.washington.edu






Architecture 2030 @ ISCA'16

Luis Ceze, Tom Wenisch

Mark Hill (CCC liaison, mentor)

Big themes

- Making HW as easy to design/write as SW, open sourcing
- New devices/better exploitation of physics/biology
- Post-ISA era
- Post-Dennard/Post-Moore
- Vertical integration (systems companies)
- von Neuman is dead, long live von Neumann



- 开源硬件(芯片)
- 让开发硬件像开发软件那么容易,成为备受关注的

重大主题(Big themes)


SIGARCH Visioning Workshop @ ISCA'19

Agile and Open Hardware for Next-**Generation Computing** Room 104B, June 23rd, 2019 in Phoenix, Arizona. Co-located with ISCA'2019


https://sites.google.com/view/agile-and-open-hardware

开源芯片内涵广泛,不仅仅只是RISC-V!


开放开源指令集与设计 (UC Berkeley/Google)



开源EDA工具链 (UCSD)




高效模拟与验证方法 (Google)



抽象硬件/设计流程 (MIT/Nvidia)




(UC Berkeley)



高层次综合 (UCLA)



端到端形式化验证 (MIT)



加速器敏捷设计与DSL (MIT/Stanford)

Optimizing with an "ISA" An Agile Approach to Accelerators Maintain end-to-end flow no matter what, so Incrementally change tools/fabric to improve performance

硬件代码自动生成

SIGARCH Visioning Workshop @ ISCA'19

- 11个报告(美国10个,中国仅1个)
 - 大学: Berkeley/MIT/Stanford/UCLA/UCSD
 - 企业: Nvidia、Google
 - 政府机构: DARPA

美国各界积极投入,中国任重道远!

远景研讨会(SIGARCH Visioning Workshop) 纪要

面向下一代计算的 开源芯片与敏捷开发方法

包云岗


中国科学院计算技术研究所 關城实验室开源芯片院士工作室 中国开始指令生态(RISC-V)群盟

2019年8月

- 9:05 am 9:35 am, **David Patterson, UC Berkeley/Google**, *A New Golden Age for Computer Architecture*
- 9:35 am 10:05 am, Vivienne Sze, MIT, Domain-Specific Architectures for Al and Robotics: Opportunities and Challenges
- 10:05 am 10:35 am, <u>Serge Leef, DARPA</u>, <u>Automatic Implementation of Secure Silicon</u>
- 10:35 am 11:05 am, Andrew Kahng, UCSD, Bringing Design Technology and Architecture Closer Together: What Open Source Might Enable
- 11:30 am 12:00 pm, Yungang Bao, Chinese Academy of Sciences, The Four Steps to An Open-Source Chip Design Ecosystem
- 12:00 pm 12:30 pm, Richard Ho, Google, Building A Sustainable Open-Source Hardware Ecosystem
- 2:00 pm 2:30 pm, Mark Horowitz, Stanford, AHA! Agile HArdware
- 2:30 pm 3:00 pm, <u>Jason Cong, UCLA</u>, <u>Democratize Customizable Computing</u>
- 3:00 pm 3:30 pm, Brucek Khailany, NVIDIA, Machine-Learning-Assisted Agile VLSI Design for Machine Learning
- 4:00 pm 4:30 pm, Borivoje Nikolić, UC Berkeley, Generating the Next Wave of Custom Chips
- 4:30 pm 5:00 pm, Adam Chlipala, MIT, Strong Formal Verification Across a Hardware-Software Stack with RISC-V

结 语

这是一个打破开源芯片死结的时代这是一个打造开源芯片生态的时代



OS2ATC 2019 – CPU Tutorial

RISC-V开源处理器及Chisel硬件敏捷开发语言入门

谢谢!

张 科、余子濠、陈欲晓 crva@ict.ac.cn





CRVA联盟







