




Common Emitter (Source) Amplifier



Date Printed: 01 December 2025



Front Side



Back Side

miniPCB Part Number

| PART NO | TITLE | PIECES PER PANEL |
|---------|--------------------------|------------------|
| 04B-005 | Common Emitter Amplifier | 4 |

miniPCB Revision History

| REV | DESCRIPTION | DATE |
|-------|--|-----------|
| A1-01 | Initial Release | |
| A1-02 | Updated PCB outline and removed logo. | |
| A1-03 | Added AC coupling capacitor, C6. Added load resistor, R11. Added TP12. | |
| A1-04 | Moved R9 in circuit. | 20JUN2025 |
| | | |

Circuit Description

This miniPCB implements a single-stage common emitter amplifier designed around a discrete NPN bipolar junction transistor (Q1), with optional substitution for an N-channel JFET or MOSFET. The amplifier may be used to demonstrate voltage gain, phase inversion, and the effects of feedback and biasing techniques.

Power Supply Conditioning

Capacitors C1 and C3 serve as power rail decoupling and filtering elements, suppressing high-frequency noise and stabilizing the DC supply voltage. Test points TP3 (V+) and TP4 (GND) are provided for measuring supply and ground reference levels.

Input Coupling and Biasing

The AC input signal is capacitively coupled to the amplifier via C2, which blocks DC offset from the signal source, ensuring proper biasing of the transistor base.

Test points TP1 and TP2 allow voltage measurements across this input coupling capacitor.

Biasing of the transistor base is achieved through a resistor divider network consisting of R1, R2, and R3, with R2 implemented as a multturn potentiometer for fine adjustment of the base voltage and operating point. This sets the quiescent collector current and ensures linear amplifier operation in the active region.

Test points TP5 and TP6 monitor voltages at key nodes within this bias network.

Feedback Network

A resistive-capacitive feedback loop composed of R10 and C5 connects the transistor's collector to its base. This provides frequency-dependent negative feedback that stabilizes gain, reduces distortion, and improves bandwidth. TP11 allows direct access to a point within this feedback path for analysis. Jumper J2 allows the feedback network to be removed from the circuit.

Collector Network and Output

The collector load consists of R4, R7, and R8, with R7 as a multturn potentiometer to adjust gain or output bias. These resistors determine the voltage drop across the collector and directly affect the voltage gain. TP9 and TP10 are used to probe the collector and output signal path.

Emitter Network and Stability

The emitter is grounded through a multi-resistor network consisting of R5, R6, and R9 (with R9 being adjustable). These resistors set the emitter current and provide thermal stability through negative feedback.




Figure 1 - Single Board, Component Outlines

Date Printed: 01 December 2025

The AC bypass capacitor C4 is placed in parallel with part of the emitter resistance to increase gain at higher frequencies by reducing AC degeneration. TP7 and TP8 enable measurement of the emitter voltage and overall emitter network behavior. Jumper J1 allows the emitter network to be removed from the circuit.


Transistor Configuration

Q1 serves as the active amplifying device in the common emitter configuration. In the provided schematic, Q1 is a general-purpose NPN BJT. However, the board layout and biasing are designed to accommodate equivalent N-channel field-effect

transistors (JFETs or MOSFETs) for experimentation with different semiconductor technologies.

Simulation in LTspice

LTspice was used to verify that selected component values produced reasonable amplifier behavior before assembling physical boards. The simulation helped confirm that the circuit was biased correctly, the signal was amplified, and the overall configuration functioned as expected with a voltage gain slightly greater than 4. While the analysis wasn't exhaustive, the simulation served as a practical check to ensure the design was sound and worth building.



Parts List

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|----------|-------------|----------------------------------|
| C1 | CAPACITOR | 4.7uF |
| C2 | CAPACITOR | 2.2uF |
| C3 | CAPACITOR | 0.1uF |
| C4 | CAPACITOR | 4.7uF |
| C5 | CAPACITOR | 1nF |
| C6 | CAPACITOR | 2.2uF |
| J1 | JUMPER | 0.1" HEADER PINS WITH JUMPER |
| J2 | JUMPER | 0.1" HEADER PINS WITH JUMPER |
| R1 | RESISTOR | 10kΩ |
| R2 | RESISTOR | 25kΩ |
| R3 | RESISTOR | 10kΩ |
| R4 | RESISTOR | 3.3kΩ |
| R5 | RESISTOR | 330Ω |
| R6 | RESISTOR | 1.5kΩ |
| R7 | RESISTOR | 2kΩ |
| R8 | RESISTOR | 3.3kΩ |
| R9 | RESISTOR | 2kΩ |
| R10 | RESISTOR | 330Ω |
| R11 | RESISTOR | 10kΩ |
| Q1 | TRANSISTOR | 2N3904 |
| TP1-TP12 | TEST POINT | KEYSTONE ELECTRONICS SERIES 5000 |
| P1 | HEADER PINS | 5POS, 2.54mm PITCH, RA |

Parts List (Form)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|----------|-------------|----------------------------------|
| C1 | CAPACITOR | |
| C2 | CAPACITOR | |
| C3 | CAPACITOR | |
| C4 | CAPACITOR | |
| C5 | CAPACITOR | |
| C6 | CAPACITOR | |
| J1 | JUMPER | 0.1" HEADER PINS WITH JUMPER |
| J2 | JUMPER | 0.1" HEADER PINS WITH JUMPER |
| R1 | RESISTOR | |
| R2 | RESISTOR | |
| R3 | RESISTOR | |
| R4 | RESISTOR | |
| R5 | RESISTOR | |
| R6 | RESISTOR | |
| R7 | RESISTOR | |
| R8 | RESISTOR | |
| R9 | RESISTOR | |
| R10 | RESISTOR | |
| R11 | RESISTOR | |
| Q1 | TRANSISTOR | |
| TP1-TP12 | TEST POINT | KEYSTONE ELECTRONICS SERIES 5000 |
| P1 | HEADER PINS | 5POS, 2.54mm PITCH, RA |

Build

NEED TO ADD


Testing



NEED TO ADD


Industry Feedback

University of Denver, Goncalo, 15JUN2025



The feedback provided by Goncalo directly affected changes made to Rev A1-03.









Date Printed: 01 December 2025



Date Printed: 01 December 2025



References

- <https://www.minipcb.com/04B/04B-005.html>
- <https://www.youtube.com/@minipcb>

Revision History

| REV | DESCRIPTION | DATE |
|-----|-----------------|------|
| A | Initial Release | |
| | | |