

5

4

3

2

1

项目名称：P60-X9 V6.0

开案日期：2012.8.14

开案规格：

全功能版本：

名称

料号

规格

公板版本：

名称

料号


规格


版本更新记录




版本	更新记录	修订	审核	日期
P60-X9 V6.1 20130117				

Power Config:


GPIO CONFIG

Date	Modify Number	Modify By	 深圳市鼎科实业有限公司		
			SheetName		
			02.GPIO CONFIG		
			Size	Document Number	Rev
			A3	P82-69ZR V6.0	A
Modify Date:		Friday, February 06, 2015	Designed By: chuizi		Sheet 2 of 10







Standby controller




Core Power



System Power




Core Power







PANEL POWER


JP3
PH/B/1*3*2.54/L=11.5mm 180 deg
JP3/2.54





Inverter controller

VBL_CTRL	Panel Backlight
H	OFF
L	ON




Date	Modify Number	Modify By	 深圳市鼎科实业有限公司		
			SheetName		
			05.System Power		
			Size	Document Number	Rev
			A3	P75-3463GU V6.0	A
Modify Date:	Wednesday, March 18, 2015		Designed By:	suncheng	Sheet 5 of 10




Date	Modify Number	Modify By	 深圳市鼎科实业有限公司		
			SheetName		
			06.MSD3463GU System		
			Size	Document Number	Rev
			Custom	P75-3463GU V6.0	A
Modify Date: Monday, March 23, 2015			Designed By: chuizi		Sheet 6 of 10


VGA Interface




PC Audio In





AV1 Interface



YPBPR_IN Interface






CVBS & SPDIF OUT







Date	Modify Number	Modify By	SheetName	Size	Document Number	Rev
			07.Signal Interface	A3	P75-3463GU V6.0	A
Modify Date:	Monday, March 23, 2015	Designed By:	suncheng	Sheet	7	of 10

HDMI 1 Input




USB Interface



Date	Modify Number	Modify By		深圳市鼎科实业有限公司			
				SheetName	08.HDMI & USB		
			Size A3	Document Number			Rev A
				P75-3463GU V6.0			
Modify Date:		Tuesday, March 24, 2015		Designed By:		suncheng	Sheet 8 of 10

硅tuner DVB-T/C

Silicon Tuner:R840



optional component of WIFI filter,
if no need this option, pls short it







for GPIO purpose. R22=10kR for GPIO.
R22=NC if no need this option.

for GPIO purpose. R22=10kR for GPIO.
R22=NC if no need this option.

硅tuner DVB-T/T2/C


75 ohm line

close to D403(BAV99)



Application
DTMB_bypass L17=L18=GZ1005D102CTF, C3=C4=C10=L20=L25=NC, C8=L26=L27=0R
Other standard_bypass L17=270nH, L18=GZ1005D102CTF, C3=C4=C10=L20=L25=NC, C8=L26=L27=0R
Hybrid (with S1 filter for EN55020) L17=L18=L20=L25=270nH, C8=82pF, C3=C10=270pF, C4=100pF, L26=L27=150nH



Silicon Tuner:R840





optional component of WIFI filter,
if no need this option, pls short it

for GPIO purpose. R22=10kR for GPIO.
R22=NC if no need this option.


for GPIO purpose. R22=10kR for GPIO.
R22=NC if no need this option.




L----> AIR
H----> CABLE





Application
DTMB_bypass L17=L18=GZ1005D102CTF, C3=C4=C10=L20=L25=NC, C8=L26=L27=0R
Other standard_bypass L17=270nH, L18=GZ1005D102CTF, C3=C4=C10=L20=L25=NC, C8=L26=L27=0R
Hybrid (with S1 filter for EN55020) L17=L18=L20=L25=270nH, C8=82pF, C3=C10=270pF, C4=100pF, L26=L27=150nH




Date	Modify Number	Modify By	SheetName	Size	Document Number	Rev
			9.Front End	Custom	P75-3463GU V6.0	A
Modify Date:	Monday, March 23, 2015	Designed By:	suncheng	Sheet	9	of 10



GAIN1	GAIN0	AMPLIFIER GAIN (dB)	INPUT IMPEDANCE (k Ω)
		TYP	TYP
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9



PIN		I/O/P	DESCRIPTION
NAME	Pin #		
SD	1	I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.
FAULT	2	O	Open drain output used to display short circuit or dc detect fault status. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling PVCC.
GAIN0	5	I	Gain select least significant bit. TTL logic levels with compliance to AVCC.
GAIN1	6	I	Gain select most significant bit. TTL logic levels with compliance to AVCC.

Date	Modify Number	Modify By	 深圳市鼎科实业有限公司		
			SheetName	10..Amplify	
			Size	Document Number	Rev
			A3	P75-3463GU V6.0	A
Modify Date:			Monday, March 23, 2015	Designed By:	suncheng Sheet 10 of 10

深圳市鼎科实业有限公司

SheetName

10..Amplify

Size	A3
------	----

Docu

ment Number

P75-3463GU V6.0

Rev
A

Modify Date:	Monday, March 23, 2015	Designed By:	suncheng	Sheet	10	of	10
--------------	------------------------	--------------	----------	-------	----	----	----