#### **FEATURES**

- NTSC/PAL/SECAM Video Decoder
  - Supports NTSC M, NTSC-J, NTSC-4.43, PAL (B,D,G,H,M,N,I,Nc), and SECAM
  - Automatic TV standard detection
  - 2D NTSC and PAL comb-filter for Y/C separation
  - 4 configurable CVBS & Y/C S-video inputs
  - Supports Teletext level-1.5, WSS, VPS, Closed-caption, and V-chip
  - CVBS video output
- Video IF for Multi-Standard Analog TV
  - Digital low IF architecture
  - Stepped-gain PGA with 26 dB tuning range and 1 dB tuning resolution
  - Maximum IF analog gain of 37dB in addition to digital gain
  - Programmable TOP to accommodate different tuner gain to optimize noise and linearity performance
- Multi-Standard TV Sound Decoding/Processing
  - Supports BTSC/NICAM/A2/EIA-J demodulation and decoding
  - FM stereo & SAP demodulation
     USE UNITY
  - Audio processing for loudspeaker channel, including volume, balance, mute, tone, and P/G EQ
  - · Mstar surround sound effect
- Digital Audio Interface
  - · HDMI audio channel processing capability
  - Audio Line-In L/R x3
  - Audio Line-Out L/R x2
  - · Built-in audio DAC
  - · Built-in audio ADC
  - SIF audio input
- Analog RGB Compliant Input Ports
  - Two analog ports support up to UXGA
  - Supports HDTV RGB/YPbPr/YCbCr
  - Supports Composite Sync and SOG (Sync-on-Green) separator
  - · Automatic color calibration
- DVI/HDCP/HDMI Compliant Input Port
  - One DVI/HDMI input port
  - Supports TMDS clock up to 225MHz @ 1080P 60Hz
  - Single link on-chip DVI 1.0 compliant receiver

- High-bandwidth Digital Content Protection (HDCP) 1.1 compliant receiver
- High Definition Multimedia Interface (HDMI)
   1.3 compliant receiver with CEC support
- Long-cable tolerant robust receiving
- Support HDTV up to 1080P
- Auto-Configuration/Auto-Detection
  - Auto input signal format and mode detection
  - Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
  - Sync detection for H/V Sync
- High-Performance Scaling Engines
  - Fully programmable shrink/zoom capabilities
  - Nonlinear video scaling supports various modes including Panorama
- Video Processing & Conversion
  - 3-D motion adaptive video de-interlacer
  - Automatic 3:2 pull-down & 2:2 pull-down
    - detection and recovery
  - Edge-oriented adaptive algorithm for smooth low-angle edges
    - MStar 3rd Generation Advanced Color Engine (MStarACE-3) automatic picture enhancement gives:
    - · Brilliant and fresh color
    - · Intensified contrast and details
    - Vivid skin tone
    - Sharp edge
    - · Enhanced depth of field perception
    - Accurate and independent color control
  - sRGB compliance allows end-user to experience the same colors as viewed on CRTs and other displays
  - Programmable 10-bit RGB gamma CLUT

Full HD LCD TV Controller with VIF Preliminary Data Sheet Version 0.2

- On-Screen OSD Controller
- 128/256 color palette
- 512 1/2/3-bit/pixel fonts
- Supports 2K attribute/code
- Horizontal and vertical stretch of OSD menus
- Pattern generator for production test
- Supports OSD MUX and alpha blending capability
- Supports blinking and scrolling for closed caption applications

#### LVDS Panel Interface

- Supports 8 bit dual link LVDS up to full HD (1920x1080)
- Supports 2 data output formats: Thine & TI data mappings
- Compatible with TIA/EIA

- Dithering with 6/8 bits options
- Reduced swing for LVDS for low EMI
- Supports flexible spread spectrum frequency with 360Hz~11.8MHz and up to 25% modulation

#### ■ Integrated Micro Controller

- Embedded 8032 micro controller
- Configurable PWM's and GPIO's
- Low-speed ADC inputs for system control
- SPI bus for external flash

#### Miscellaneous

- 128-pin QFP package
- Integrated power management control with independent power plant to support deep sleep, and wake-up from various input

#### **GENERAL DESCRIPTION**

The TSUMV36KE is a high performance and all-in-one IC for multi-function LCD monitor/TV with resolutions up to full HD (1920x1080). It is configured with an integrated triple-ADC/PLL, an integrated DVI/HDCP/HDMI receiver, a multi-standard A/V front-end and baseband decoder, a video de-interlacer, a scaling engine, the MStarACE-3 color engine, an on-screen display controller and a built-in output panel interface. An embedded audio DSP processor gives various of audio manipulation functions for greater audience experiences.

To further reduce system costs, the TSUMV36KE also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.

### **ELECTRICAL SPECIFICATIONS**

## **Analog Interface Characteristics**

Parameter	Min	Тур	Max	Unit
VIDEO ADC Resolution		10		Bits
VIDEO ANALOG INPUT				
Input Voltage Range				
Minimum			0.5	V p-p
Maximum	1.0			V p-p
Input Bias Current			1	uA
Input Full-Scale Matching		1.5		%FS
Brightness Level Adjustment		62		%FS
SWITCHING PERFORMANCE				ļ
Maximum Conversion Rate	165			MSPS
Minimum Conversion Rate			12	MSPS
HSYNC Input Frequency	15		200	kHz
PLL Clock Rate	12		165	MHz
PLL Jitter Mstar Con	tidential	500		ps p-p
Sampling Phase Tempco		<b>≠</b> 15 <b>7</b> E	/.\ <u>=</u> 1	ps/°C
DYNAMIC PERFORMANCE /木切川り	折竹头业	、対しに、	乙, 口	
Analog Bandwidth, Full Power	e Only	250		MHz
DIGITAL INPUTS	o omy			
Input Voltage, High ( $V_{ ext{IH}}$ )	2.5			V
Input Voltage, Low ( $V_{ m IL}$ )			0.8	V
Input Current, High ( ${ m I}_{ m IH}$ )			-1.0	uA
Input Current, Low ( $I_{ ext{IL}}$ )			1.0	uA
Input Capacitance		5		pF
DIGITAL OUTPUTS				
Output Voltage, High (V <sub>OH</sub> )	VDDP-0.1			V
Output Voltage, Low (V <sub>OL</sub> )			0.1	V
VIDEO ANALOG OUTPUT				
CVBS Buffer Output				
Output Low		1.5		V
Output High		2.0		V

Parameter	Min	Тур	Max	Unit
AUDIO				
ADC Input		2.0		V p-p
DAC Output		2.0		V p-p
SIF Input Range				
Minimum			0.1	V p-p
Maximum	1.0			V p-p
FSSW Input <sup>1</sup>	0		1.8	V
SAR ADC Input	0		3.3	V
FB ADC Input <sup>2</sup>	0		1.25	V

Specifications subject to change without notice.

- Input full scale is typically 1.8V, but input range is 0 ~ 3.3V.
   Input full scale is 1.25V, but input range is 0 ~ 3.3V.


## **Absolute Maximum Ratings**

Parameter Mater Cont	Symbol +	Min	Max	Units
3.3V Supply Voltages	V <sub>VDD_33</sub>	3.14	3.6	V
1.26V Supply Voltages or 深圳市場	V <sub>VDD_126</sub>	1/2	<b>1</b> 32	- V
Input Voltage (5V tolerant inputs)	$V_{IN5Vtol}$	-	5.0	V
Input Voltage (non 5V tolerant inputs)	e vin	У	$V_{VDD\_33}$	V
Ambient Operating Temperature	$T_A$	0	70	°C
Storage Temperature	$T_{STG}$	-40	150	°C
Junction Temperature	T <sub>J</sub>		150	°C

#### **ORDERING GUIDE**

Part Number		Package Description	Package Option
TSUMV36KE-LF	0°C to +70°C	QFP	128

#### MARKING INFORMATION



#### **DISCLAIMER**

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. TSUMV36KE comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

### Mstar Confidential

REVISION HISTORY 菜 圳市 県 科 立 小 右 限 小 司

Document	Description	Date
TSUMV36KE_ds_v01	Initial release SE UNIV	Aug 2009
TSUMV36KE_ds_v02	Revise typos in features	Sep 2009

### **REGISTER DESCRIPTION**

ISP Register (Bank = 08)

	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG0800	7:0	Default : 0x55	Access : R/W
(0800h)	ISP_PASSWORD[7:0]	7:0	ISP Password 0xAAAA.  If password correct, enable I If password incorrect, disable	
00h	REG0801	7:0	Default : 0x55	Access : R/W
(0801h)	ISP_PASSWORD[15:8]	7:0	See description of '0800h'.	
01h	REG0802	7:0	Default : 0x00	Access : WO
(0802h)	SPI_COMMAND[7:0]	7:0	SPI command.  If write data to this port, ISP will start operation.	
02h	REG0804	7:0	Default : 0x00	Access : R/W
(0804h)	ADDRESS1[7:0] tar C	Onfoc	SPI address 1, A[7:0].	
02h	REG0805 : 77 +	7:0	Default: 0x00 ≠ ┌日 /,	Access : R/W
(0805h)	ADDERSS2[7:0]	7:0	SPI address 2, A[15:8].	ブ トリ
(000Ch)	REG0806nternal	300	Default : 0x00	Access : R/W
	ADDRESS3[7:0]	7:0	SPI address 3, A[23:16].	
04h	-	7:0	Default : -	Access : -
(0808h)	-	-	Reserved.	
05h	-	7:0	Default : -	Access : -
(080Ah)	-	-	Reserved.	
06h	REG080C	7:0	Default : 0x04	Access : R/W
(080Ch)	SPI_CLK_DIV16	7	SPI_CLOCK = MCU_CLOCK/1	.6.
	SPI_CLK_DIV8	6	SPI_CLOCK = MCU_CLOCK/8	3.
	SPI_CLK_DIV7	5	Reserved.	
	SPI_CLK_DIV6	4	Reserved.	
	SPI_CLK_DIV5	3	Reserved.	
	SPI_CLK_DIV4	2	SPI_CLOCK = MCU_CLOCK/4	ł.
	SPI_CLK_DIV3	1	Reserved.	
	SPI_CLK_DIV2	0	SPI_CLOCK = MCU_CLOCK/2	
06h	REG080D	7:0	Default : 0x00	Access : R/W
(080Dh)	-	7:3	Reserved.	
	SPI_CLK_DIV128	2	SPI_CLOCK = MCU_CLOCK/1	.28.

ISP Regis	ster (Bank = 08)				
Index (Absolute)	Mnemonic	Bit	Description		
	SPI_CLK_DIV64	1	SPI_CLOCK = MCU_CLOCK/6	4.	
	SPI_CLK_DIV32	0	SPI_CLOCK = MCU_CLOCK/3	2.	
07h	REG080E	7:0	Default : 0x00	Access : R/W	
(080Eh)	-	7:3	Reserved.		
	DEVICE_SELECT[2:0]	2:0	Select Device. 000: PMC-MXIC. 001: NextFlash. 010: ST. 011: SST. 100: ATMEL.		
08h	REG0810	7:0	Default : 0x00	Access : WO	
(0810h)	-	7:1	Reserved.		
	SPI_CE_CLR	nfic	SPI chip enable clear.  Software can force SPI chip disable at burst SPI read/write,		
	for 深圳市	鼎	this bit is write-then-clear register.  1: For clear 1		
09h I	REG0812 nternal l	150	Default : 0x01	Access : R/W	
(0812h)	TCES_TIME[7:0]	7:0	SPI Chip enable setup/hold time. 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clock. 0x000f: Delay 16 SPI clock. 0xffff: Delay 64k SPI clock. Default delay 2 SPI clock.		
09h	REG0813	7:0	Default : 0x00	Access : R/W	
(0813h)	TCES_TIME[15:8]	7:0	See description of '0812h'.		
0Ah	REG0814	7:0	Default : 0xF3	Access : R/W	
(0814h)	TBP_TIME[7:0]	7:0	Byte-Program time for device 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clock. 0x000f: Delay 16 SPI clock. 0xffff: Delay 64k SPI clock. Default delay 500 SPI clock. Assume SPI clock 40ns, Delay		
0Ah	REG0815	7:0	Default : 0x01	Access : R/W	
(0815h)	TBP_TIME[15:8]	7:0	See description of '0814h'.		
0Bh	REG0816	7:0	Default : 0x04	Access : R/W	

	•	D.11	Barrier traits	
Index (Absolute)	Mnemonic	Bit	Description	
	TCEH_TIME[7:0]	7:0	SPI Chip enable pulse high til 0x0000: Delay 1 SPI clock. 0x0001: Delay 2 SPI clock. 0x000f: Delay 16 SPI clock. 0xffff: Delay 64k SPI clock. Default delay 5 SPI clock.	me.
0Bh	REG0817	7:0	Default : 0x00	Access : R/W
(0817h)	TCEH_TIME[15:8]	7:0	See description of '0816h'.	
0Ch	REG0818	7:0	Default : 0x00	Access : WO
(0818h)	-	7:1	Reserved.	
	SPI_RD_REQ	0	SPI READ Data Request, For CPU read SPI data via If CPU read SPI data via XIU, request not needed.	
0Dh	REG081A	7:0	Default : 0x14	Access : R/W
(081Ah)	ISP_RP_ADR1[7:0] r CC	7:0 C	Programmable ISP Read port address[15:0].	
0Dh (081Bh)	REG081B ISP_RP_ADR1[15:8]	<b>7:0</b> 7:0	Default: 0xC2 Access: R/W  See description of '081Ah'.	
0Eh F	REG081cnternal L	<b>50</b>	Default : 0x81	Access : R/W
(081Ch)	ISP_RP_ADR2[7:0]	7:0	Programmable ISP Read port	address[31:0].
0Eh	REG081D	7:0	Default : 0x1F	Access : R/W
(081Dh)	ISP_RP_ADR2[15:8]	7:0	See description of '081Ch'.	<del>-</del>
0Fh	REG081E	7:0	Default : 0x01	Access : R/W
(081Eh)	-	7:1	Reserved.	
	ENDIAN_SEL_SPI	0	0: Big_endian.	
			1: Little_endian.	T
10h	REG0820	7:0	Default : 0x00	Access : RO
(0820h)	-	7:1	Reserved.	
	ISP_ACTIVE	0	ISP ACTIVE FLAG.	T
11h	REG0822	7:0	Default : 0x00	Access : RO
(0822h)	-	7:2	Reserved.	
	CPU_ACTIVE	1	CPU_ACTIVE FLAG.	
	-	0	Reserved.	
12h	REG0824	7:0	Default : 0x00	Access : RO
(0824h)	-	7:3	Reserved.	
	DMA_ACTIVE	2	DMA_ACTIVE FLAG.	

ISP Regis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	1:0	Reserved.	
13h	REG0826	7:0	Default : 0x00	Access : RO
(0826h)	-	7:6	Reserved.	
	ISP_FSM[5:0]	5:0	ISP_FSM.	
14h	REG0828	7:0	Default : 0x00	Access : RO
(0828h)	-	7:3	Reserved.	
	SPI_MASTER_FSM[2:0]	2:0	SPI_MASTER_FSM.	
15h	REG082A	7:0	Default : 0x00	Access : RO
(082Ah)	-	7:1	Reserved.	,
	SPI_RD_DATA_RDY	0	SPI Read Data Ready flag. 1: Read data ready. 0: Read data not ready.	
16h	REG0820/letar Co	7:0	Default : 0x00	Access : RO
(082Ch)	-   SPI_WR_BATA_RDYF サルド   Internal U	Jse	Reserved. SPI Write Ready flag.  1: Write data ready.  0: Write data not ready.	(三)
17h	REG082E	7:0	Default : 0x00	Access : RO
(082Eh)	-	7:1	Reserved.	
	SPI_WR_CM_RDY	0	SPI Write Command Ready flag.  1: Write command ready.  0: Write command not ready.	
18h	REG0830	7:0	Default : 0x00	Access : R/W
(0830h)	-	7:1	Reserved.	-
	CPU_RST_FM_ISP	0	ISP generate reset to CUP. When ISP programming done Issue a reset to CPU.	e, software maybe can.
19h	REG0832	7:0	Default : 0x00	Access : RO
(0832h)	-	7:1	Reserved.	
	ISP_OLD_EN	0	Read flag, for ISP_OLD_EN.	
20h	REG0840	7:0	Default : 0x00	Access : R/W
(0840h)	-	7:1	Reserved.	
	FORCE_ISP_IDLE	0	FORCE_ISP_IDLE.	
21h	REG0842	7:0	Default : 0x00	Access : R/W

ISP Regis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
	AAI_NUM[7:0]	7:0	For SST SPI FLASH USE. At AAI mode, set how many 0x0000: For 1 byte programm 0x0001: For 2 byte programm 0xFFFF: For 64k byte program	ning. ning.
21h	REG0843	7:0	Default : 0x00	Access : R/W
(0843h)	AAI_NUM[15:8]	7:0	See description of '0842h'.	
22h	REG0844	7:0	Default : 0x00	Access : R/W
(0844h)	PAGE_PRO_REG	7	FORCE SPI COMMAND. Force PAGE PROGRAMMING.	
	FAST_READ_REG	6	FORCE SPI COMMAND. Force FAST READ.	
	READ_REG  Mstar Co	5 Infic	FORCE SPI COMMAND. Force READ.	
F	WRCR_REG for 深圳市	F鼎	FORCE SPI COMMAND.	<b>〉</b> 司
	RDCR_REGINTERNAL L	Jse	FORCE SPI COMMAND. Force RDCR.	
	WRSR_REG	2	FORCE SPI COMMAND. Force WRSR.	
	RDSR_REG	1	FORCE SPI COMMAND. Force RDSR.	
	AAI_REG	0	FORCE SPI COMMAND. Force AAI mode.	
22h	REG0845	7:0	Default: 0x00	Access : R/W
(0845h)	-	7:2	Reserved.	
	MAN_ID_REG	1	FORCE SPI COMMAND. Force READ MANUFACTURES	R ID.
	B_ERASE_REG	0	FORCE SPI COMMAND. Force BLOCK ERASE.	
25h ~ 25h	-	7:0	Default : -	Access : -
(084Ah ~ 084Bh)	-	-	Reserved.	
26h	REG084C	7:0	Default: 0x01	Access : R/W
(084Ch)	-	7:1	Reserved.	
	TEST_SPI_CEB	0	User generate SPI chip enabl	e waveform.

13P Kegis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
27h	REG084E	7:0	Default : 0x00	Access : R/W
(084Eh)	-	7:1	Reserved.	
	TEST_SPI_SCK	0	User generate SPI clock waveform.	
28h	REG0850	7:0	Default : 0x01	Access : R/W
(0850h)	-	7:1	Reserved.	
	TEST_SPI_SI	0	User generate SPI data wave	eform.
29h	REG0852	7:0	Default : 0x00	Access : RO
(0852h)	-	7:1	Reserved.	
2Ah (0854h)	Mstar Co for 深圳i rego854  TRIGGER_MODE[7:0]		SPI Data output. For RIU read. Please delay 1us for every set EX1: W(0x21,0x0)> delay Delay 1us> W(0x22,0x1)> delay 1us EX2: W(0x21,0x0)> delay 1us EX2: W(0x21,0x0)> delay 1us Delay 1us> W(0x22,0x0) R(0x24)> delay 1us  Default: 0x00  TRIGGER_MODE,. 0x3333: Trigger mode. others: Not Trigger mode. Before entry Trigger mode, ISP/DMA disable.	1us> W(0x23,0x1)>> delay 1us>> W(0x21,0x1). 1us> W(0x22,0x1)>> delay 1us>. > W(0x21,01).  Access : R/W
2Ah	REG0855	7:0	Default : 0x00	Access : R/W
(0855h)	TRIGGER_MODE[15:8]	7:0	See description of '0854h'.	
2Fh	REG085E	7:0	Default : 0x00	Access : R/W
(085Eh)	-	7:2	Reserved.	
	SPI_ABORT_EN	1	Reserved.	
	SPI_PRE_FETCH_EN	0	Reserved.	
30h	-	7:0	Default : -	Access : -
(0860h)	-	-	Reserved.	
31h ~ 34h	-	7:0	Default : -	Access : -
(0862h ~ 0868h)	-	-	Reserved.	
35h ~ 35h		7:0	Default : -	Access : -

ISP Regis	ster (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	-	Reserved.	
36h	REG086C	7:0	Default : 0x01	Access : R/W
(086Ch)	CHIP_SELECT8	7	Chip_select for SPI Device6. 1: Enable. 0: Disable.	
	CHIP_SELECT7	6	Chip_select for SPI Device5.  1: Enable.  0: Disable.	
	CHIP_SELECT6	5	Chip_select for SPI Device4. 1: Enable. 0: Disable.	
	CHIP_SELECT5  Mstar Co	4 onfic	Chip_select for SPI Device3.  1: Enable.  0: Disable.	
_	CHIP_SEUFOT 深圳市	開 aal	Chip_select for SPI Device2.  1: Enable.  0: Disable.	)司
CHIP_SELECT3  2 Chip_select for SPI Device1. 1: Enable. 0: Disable.				
	-	1:0	Reserved.	
37h	REG086E	7:0	Default : 0x00	Access : R/W
(086Eh)	- СРНА	7:2		
	CPOL	0	enabled (when disabled, "SCI	SCLK" serial clock when SPI is LK" is in high level). s set (SCLK = 1) otherwise it is
3Fh	REG087E	7:0	Default : 0x07	Access : R/W
(007EL)		7:3	Reserved.	
(087Eh)		7.5	ixeserveu.	

ISP Register (Bank = 08)					
Index (Absolute)	Mnemonic	Bit	Description		
			0: Reset. 1: Not reset.		
	SPI_ARBITER_RESET_Z	1	Software reset spi arbiter.  0: Reset.  1 not reset.		
	ISP_TOP_RESET_Z	0	Software reset isp_top.  0: Reset.  1: Not reset.		

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

# QSPI Register (Bank = 08)

QSPI Reg	gister (Bank = 08)			
Index (Absolute)	Mnemonic	Bit	Description	
70h	REG08E0	7:0	Default : 0x00	Access : R/W
(08E0h)	-	7:6	Reserved.	
	CKG_SPI[5:0]  Mstar Co	5:0	CKG_SPI[5:0]: for spi clock Bit[0]: for gating clock. Bit[1]: for clock invert. Bit[5]: 0, select XTAL. 1, It is decided by Bit[4:2]. Bit [4:2]. 000: XTAL. 001: 27M. 010: 36M. 011: 43M. 100: 54M.	
	for。突圳	一見	Others: Reserved.	公司
(00501)	REG08E2	7:0	Default: 0x1A	Access : R/W
	CSZ_SETUP[3:01 mal	U3 <del>e</del>	(relative to SCK). 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
	CSZ_HIGH[3:0]	3:0	CSZ deselect time (SCZ = 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	high).
71h	REG08E3	7:0	Default : 0x01	Access : R/W
(08E3h)	-	7:4	Reserved.	
	CSZ_HOLD[3:0]	3:0	CSZ hold time. (relative to SCK). 4'h0: 1 SPI clock cycle. 4.h1: 2 SPI clock cycles. 4'hf: 16 SPI clock cycles.	
72h	REG08E4	7:0	Default : 0x00	Access : R/W
(08E4h)	-	7:4	Reserved.	
	CM2_ADR2_DATA2	3	Reserved.	
	CM1_ADR2_DATA2	2	Enable address & data dua	l mode, (SPI command is 0xBB)

QSPI Reg	QSPI Register (Bank = 08)					
Index (Absolute)	Mnemonic	Bit	Description			
	CM1_ADR1_DATA2	1	Enable data dual mode, (SPI command is 0x3B).			
	FAST_MODE	0	Enable fast read mode, (SPI command is 0x0B).			
72h	REG08E5	7:0	Default: 0x00	Access : R/W		
(08E5h)	-	7:1	Reserved.			
	CM1_ADR4_DATA4	0	Enable address & data quad r	node, (SPI command is 0xeB).		
7Fh	REG08FE	7:0	Default : 0x00	Access : R/W		
(08FEh)	-	7:1	Reserved.			
	ENDIA	0	For 32bit CPU read data.			

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

# $ADC_{PLL}$ Register (Bank = 0A)

ADC_PLL	. Register (Bank = 0A)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG0A00	7:0	Default: 0x00	Access : R/W	
(0A00h)	-	7	Reserved.		
	TAGC_PWR	6	Tuner AGC power control. 1: Power on. 0: Power off.		
	-	5	Reserved.		
	VIF_CBC_PWRS	4	Power on the sound path of of 1: Power on.(VIF_CBC_PWR		
	VIF_CBC_PWR	3	Power on central bias circuit. 1: Power on. 0: Power off.		
	VIF_PLL_PWRSTAR CC	nžic	Power on VIF PLL.		
	for 深圳市	鼎	1: Power on 有限公司		
	VIF_VCOREG_PWR_nal \	Jse	VCO regulator power on.  1: Power on.		
	VIE VCO DVD	0	0: Power off.		
	VIF_VCO_PWR	0	VCO power on, 1:power on. 0: Power off.		
00h	REG0A01	7:0	Default : 0x00	Access : R/W	
(0A01h)	VIF_PGPWRV	7	PGA1_V power on. 1: Power on. 0: Power off.		
	VIF_MXPWRV	6	MX_V power on. 1: Power on. 0: Power off.		
	VIF_PWR_LPFV	5	LPF_V power on. 1: Power on. 0: Power off.		
	VIF_PWR_PGA2V	4	PGA2_V power on. 1: Power on. 0: Power off.		
	VIF_PGPWRS	3	PGA1_S power on. 1: Power on. 0: Power off.		

ADC_PLL	Register (Bank = 0A)				
Index (Absolute)	Mnemonic	Bit	Description		
	VIF_MXPWRS	2	MX_S power on. 1: Power on. 0: Power off.		
	VIF_PWR_LPFS	1	LPF_S power on. 1: Power on. 0: Power off.		
	VIF_PWR_PGA2S	0	PGA2_S power on. 1: Power on. 0: Power off.		
01h	REG0A02	7:0	Default : 0x14	Access : R/W	
(0A02h)	-	7:5	Reserved.		
	VIF_PLL_RSTZ	4	Reset the feedback divider.  0: Reset.		
-	Mstar Co	nfic 3:2	1: Normal opearation. Reserved.		
	VIF_PLL_R(1)的 深圳下	「帰	Regulator input source and output voltage setting. See Table 1.		
01h	- Internal (	J <b>26</b>	Default !/-	Access : -	
(0A03h)	-	-	Reserved.	1	
02h	REG0A04	7:0	Default : 0x24	Access : R/W	
(0A04h)	TAGC_ODMODE	7	TAGC DAC output open-drain 1: Open-drain voltage output 0: 1mA current sink output.		
	-	6	Reserved.		
	VIF_PLL_MSEL	5	Bypass feedback divider re-sy 1: Resync. 0: Bypass resync.	ync function.	
	-	4	Reserved.		
	VIF_PLL_M[3:0]	3:0	PLL post divider (Divion ratio	= 2~15).	
02h	REG0A05	7:0	Default : 0x59	Access : R/W	
(0A05h)	VIF_PLL_RSEL	7	Bypass reference divider.  1: Bypass(divide-by-1).  0: Normal operation(divide-b	y-2 or 3).	
	VIF_PLL_RDIV	6	PLL reference divider. 1: Fxtal/3. 0: Fxtal/2.	·	

ADC_PLL	Register (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
	VIF_PLL_N[5:0]	5:0	PLL feedback divider (Divion 2~63).default:divide-by-25.	ratio =
03h	REG0A06	7:0	Default : 0x05	Access : R/W
(0A06h)	-	7:4	Reserved.	
	VIF_PLL_LPEX	3	Charge pump current power 1: Power off. 0: Power on.	control.
	-	2:0	Reserved.	
03h	REG0A07	7:0	Default : 0x08	Access : R/W
(0A07h)	-	7:5	Reserved.	
	VIF_PLL_SBIAS	4	VCO self bias enable. 1: Enable. 0: Disable.	
	VIF_VCO_REFSTAT CC	nfic	VCO bandgap reference volta	age selection.
	for 深圳市	京鼎	料 <b>业有限</b> 么	<b>公司</b>
	VIF_VCOREG_SBIAS INTERNAL L	Jse	VCO self bias enable. 1: Enable.	
			0: Disable.	
	-	1:0	Reserved.	
04h	REG0A08	7:0	Default : 0x44	Access : R/W
(0A08h)	VIF_CAL_START	7	VCO band calibration start.  1: Enable.  0: No operation.  (self-clear).	
	VIF_VCO_LK	6	Kvco control bit 1.  1: Kvco~170MHz/V.  0: Kvco~120MHz/V.	
	-	5	Reserved.	
	VIF_VCO_LP	4	VCO low power mode. 1: 4m. 0: 6mA.	
	VIF_PLL_CPINIT_W	3	Override bit for charge pump 1: Charge pump output tied t 0: Normal operation.	output open and tied to 1.50V. to 1.50V.
	VIF_VCO_BANK_W[2:0]	2:0	Override bits for VCO bank se	election.

Index	Mnemonic	Bit	Description	
(Absolute)			- 33011-	
			See Table 4.	
04h	REG0A09	7:0	Default : 0x00	Access : R/W
(0A09h)	VIF_PGA1GAINV_W[3:0]	7:4	Override bits for PGA1_S gain setting low byte. See Table 5.	
	VIF_PGA1GAINS_W[3:0]	3:0	Override bits for PGA1_S gair See Table 5.	n setting low byte.
05h	REG0A0A	7:0	Default : 0x00	Access : R/W
(0A0Ah)	VIF_GAIN_PGA2V_W[3:0]	7:4	Override bits for PGA2_V gair See Table 6.	n setting high byte.
	VIF_GAIN_PGA2S_W[3:0]	3:0	Override bits for PGA2_S gain setting low byte. See Table 6.	
05h	REG0A0B	7:0	Default : 0xAA	Access : R/W
_	VIF_CALIB_TUNE Mstar Co for 深圳市	nfic 方鼎	LPF calibration enable (power on).  1: Enable: 0: Disable.  Reserved.	
	vif_RN_TYMernal	Jse	Reset for LPF tuning circuit. 1: Normal operation. 0: Reset (restart calibration a	fter reset finished).
	-	4:0	Reserved.	
)6h ~ 07h	-	7:0	Default : -	Access : -
(0A0Ch ~ 0A0Fh)	-	-	Reserved.	I
08h	REG0A10	7:0	Default : 0x00	Access : R/W
(0A10h)	TAGC_TAFC_NRZDATA	7	TAGC/TAFC DAC NRZ input d 1: NRZ input data. 0: RZ input data.	ata selection.
	-	6:0	Reserved.	
08h	-	7:0	Default : -	Access : -
(0A11h)	-	-	Reserved.	T
09h	REG0A12	7:0	Default : 0x00	Access : R/W
(0A12h)	TAGC_DATAXIN[7:0]	7:0	TAGC DAC (2's complement)(	(double load).
09h	REG0A13	7:0	Default : 0x00	Access : R/W
(0A13h)	TAGC_DATAXIN[15:8]	7:0	See description of '0A12h'.	
0Ah ~ 0Ah	İ	7:0	Default : -	Access : -

ADC_PLL	Register (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	-	Reserved.	
0Bh	REG0A16	7:0	Default : 0x90	Access : R/W
(0A16h)	-	7:5	Reserved.	
	TAGC_POLARITY	4	Tuner AGC polarity control. 1: Positive logic. 0: Negative logic.	
	TAGC_TEST_EN	3	TAGC DAC input test enable. 1: Test mode. 0: Normal mode.	
	-	2:0	Reserved.	
0Bh	-	7:0	Default : -	Access : -
(0A17h)	-	-	Reserved.	1
0Ch	<ul> <li>Mstar Co</li> </ul>	700	Default 2	Access : -
(0A19h)	for 深圳市	·見·	Reserved. 小有限少	\ <del>=</del>
<u> </u>	VCOCAL_FATHERNAL L	Jse	VCO bank calibration flag.  1: Fail.	Access : RO
	VCTRL_OVER	6	0: Pass. 1: VCTRL larger than 2V. 0: VCTRL less than 2V.	
	VCTRL_UNDER	5	1: VCTRL less than 1V. 0: VCTRL larger than 1V.	
	LOCK	4	PLL LOCK detection, 1:LOCKet 0: UnLOCKed.	ed.
	VIF_PLL_CPINIT	3	Charge pump output open ar 1: Charge pump output tied to 0: Normal operation.	
	VIF_VCO_BANK[2:0]	2:0	0 VCO bank selection. See Table 4.	
0Eh	REG0A1D	7:0	Default : 0x00	Access : RO
(0A1Dh)	-	7	Reserved.	
	VIF_CAL_FINISH	6	VCO Calibration Finish.	
	VIF_STOPCAL_TUNE	5	LPF calibration finished flag. 1: Finished (disable LPF tunir 0: Under LPF calibrating.	ng circuit clock).

ADC_PLL	Register (Bank = 0A)				
Index (Absolute)	Mnemonic	Bit	Description		
	VIF_FCODE_OUT[4:0]	4:0	LPF cap bank calibration output code.		
0Fh	REG0A1E	7:0	Default : 0x00	Access : RO	
(0A1Eh)	VIF_CAL_GAP[7:0]	7:0	VIF VCO Calibration gap.		
0Fh	REG0A1F	7:0	Default : 0x00	Access : RO	
(0A1Fh)	-	7:2	Reserved.		
	VIF_CAL_GAP[9:8]	1:0	See description of '0A1Eh'.		
10h	REG0A20	7:0	Default: 0x03	Access : R/W	
(0A20h)	-	7:2	Reserved.		
	VSYNC_VD_POLARITY	1	It respects to the vsync polarity from VD; 0=low active; 1=high active.		
	VSYNC_VD_MASK	0	1=mask vsync from VD.		
10h	REG0A21	7:0	Default: 0x00	Access : R/W	
(0A21h)	<ul> <li>Mstar Co</li> </ul>	nic	Reserved		
	VSYNC_OVERRIDE	0_	1=force generating a ysync pulse (gen shot).		
11h ~ 14h	- TOI 深圳I	7:0	Default: 业 有 P 及	Access : -	
(0A22h ~ 0A28h)	- Internal I	Jse	Reserved.		
15h	REG0A2A	7:0	Default: 0x03	Access : R/W	
(0A2Ah)	VIF_PGA2V_HG	7	Video path PGA2 high gain 0: Low gain mode.  1: High gain mode.	mode.	
	VIF_PGA2S_HG	6	Sound path PGA2 high gain mode. 0: Low gain mode. 1: High gain mode.		
	VIF_PGA1GAINS_SRC	5	Sound path PGA1 control source.  0: By SIF DBB.  1: By VIF DBB.		
	VIF_LPFTUNE_XSEL[1:0]	4:3	Crystal options for LPF tun (12MHz/20.48MHz/25MHz/	•	
	VIF_LPFS_BW[2:0]	2:0	Sound path LPF bandwidth control. (3.2M/4.2M/5.2M/16M).		
16h	REG0A2C	7:0	Default : 0x0E	Access : R/W	
(0A2Ch)	-	7:6	Reserved.		
	VIF_FCAL_DIV[5:0]	5:0	Filter calibration clock divid	der(/N, from 2 to 63).	
	1		•		

ADC_PLL	Register (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:5	Reserved.	
	VIF_TUNEC[4:0]	4:0	Fine tuning filter center frequ	iency.
1Fh ~ 1Fh	-	7:0	Default : -	Access : -
(0A3Eh ~ 0A3Fh)	-	1	Reserved.	
20h	REG0A40	7:0	Default : 0x3E	Access : R/W
(0A40h)	-	7:6	Reserved.	
	PWDN_CORE	5	Power down both ADC refere	nce and the associated biases.
	PWDN_ADC1REF	4	Power down ADC1 reference	
	PWDN_ADCOREF	3	Power down ADC0 reference.	
	PWDNA1	2	1: Power down ADC1, 0: power on ADC1.	
	PWDNA0	1	1: Power down ADC0, 0: power on ADC0.	
	- Metar Co	nfic	Reserved	
21h ~ 23h	- Wistai OC	7:0	Default : -	Access : -
(0A42h ~ 0A46h)	- for 深圳F	5鼎	Reserved.业有限么	[2]
24h	REGOA48NTERNAL	50	Default \0x80	Access : R/W
(0A48h)	BMA0[4:0]	7:3	ADC0 PGA offset control.	
	BP0_SW[2:0]	2:0	ADC0 PGA gain software ove	rwrite control.
24h	REG0A49	7:0	Default : 0x80	Access : R/W
(0A49h)	BMA1[4:0]	7:3	ADC1 PGA offset control.	
	BP1_SW[2:0]	2:0	ADC1 PGA gain software ove	rwrite control.
25h	-	7:0	Default : -	Access : -
(0A4Ah)	-	-	Reserved.	
26h	REG0A4C	7:0	Default : 0x00	Access : R/W
(0A4Ch)	ADCREF0[7:0]	7:0	ADC0 reference adjustment.	_
26h	REG0A4D	7:0	Default : 0x0C	Access : R/W
(0A4Dh)	-	7:4	Reserved.	
	ADCREF0[11:8]	3:0	See description of '0A4Ch'.	
27h	REG0A4E	7:0	Default : 0x00	Access : R/W
(0A4Eh)	ADCREF1[7:0]	7:0	ADC1 reference adjustment.	
27h	REG0A4F	7:0	Default : 0x0C	Access : R/W
(0A4Fh)	-	7:4	Reserved.	

ADC_PLL	Register (Bank = 0A)				
Index (Absolute)	Mnemonic	Bit	Description		
	ADCREF1[11:8]	3:0	See description of '0A4Eh'.		
28h ~ 2Dh	-	7:0	Default : -	Access : -	
(0A50h ~ 0A5Bh)	-	-	Reserved.		
2Eh	REG0A5C	7:0	Default : 0x01	Access : R/W	
(0A5Ch)	-	7:3	Reserved.		
	ADCIN_Q_FIFO_BYPASS	2	[Digital] 1: bypass ADC0 synd	c fifo in SSIF mode.	
	ADCIN_I_FIFO_BYPASS	1	[Digital] 1: bypass ADC0 synd	c fifo in CVBS mode.	
	ADCIN_SIGN	0	[Digital] 0: for ADC out is uns	igned 1: for ADC out is signed.	
2Eh ~ 2Fh	-	7:0	Default : -	Access : -	
(0A5Dh ~ 0A5Eh)	-	-	Reserved.		
30h	REGOA60	7:0	Default : 0xE0	Access : R/W	
(0A60h)	GC_MPLL_ICTRL[2:0]	7 <u>75</u> C	Charge pump current control register; 000:2.6uA;		
-	for 深圳市	開	001:5.2uA; 010:7.7uA; 011:10.3uA; 100:13uA; 101:15.5uA; 110:20.6uA; 111:41.2uA.		
	- Internal I	4:3	Reserved.		
	GC_MPLL_ADCLKSEL[2:0]	2:0	CLKRO_ADCCLK_HV selection, 000/DIV10; 001/DIV19; 010/DIV24; 011/DIV25; 1xx/XTAL.		
31h	REG0A62	7:0	Default : 0x00	Access : R/W	
(0A62h)	-	7:2	Reserved.		
	GC_MPLL_INDIV1ST[1:0]	1:0	First input divider register control 00:/1; 01:/2; 10:/4, 11:/8.		
31h	REG0A63	7:0	Default : 0x00	Access : R/W	
(0A63h)	GC_MPLL_INDIV2ND[7:0]	7:0	Second input divider register d3:/3, & d255/255.	control, d0:/1, d1:/1, d2:/2,	
32h	REG0A64	7:0	Default : 0x01	Access : R/W	
(0A64h)	-	7:2	Reserved.		
	GC_MPLL_LOOPDIV1ST[1:0]	1:0	First loop divider register con XTALI*loopdiv1st*loopdiv2nd	trol 00:/1; 01:/2; 10:/4, 11:/8; l=28.8*2*15=864MHz.	
32h	REG0A65	7:0	Default : 0x0F	Access : R/W	
(0A65h)	GC_MPLL_LOOPDIV2ND[7:0]	7:0	Second loop divider register of d3:/3, & d255/255. XTALI*loopdiv1st*loopdiv2nd		
33h	REG0A66	7:0	Default : 0x02	Access : R/W	

ADC_PLL	Register (Bank = 0A)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	7:2	Reserved.		
	GC_MPLL_OUTDIV1ST[1:0]	1:0	First output divider register control 00:/1; 01:/2; 10:/4, 11:/8.		
33h	REG0A67	7:0	Default : 0x00	Access : R/W	
(0A67h)	GC_MPLL_OUTDIV2ND[7:0]	7:0	Second output divider registe d3:/3, & d255/255.	r control, d0:/1, d1:/1, d2:/2,	
34h	REG0A68	7:0	Default : 0x00	Access : R/W	
(0A68h)	-	7:4	Reserved.		
	GC_XTALVIF_ENDIV2	3	Enable XTAL clock to VIF divi	der by 2.	
GC_MPLL_VCOOFSET 2 Enable VCO free running; (		Enable VCO free running; (Lo	w active).		
	GC_MPLL_RESET	1	Reset all flip-flops of input PLL.		
	GC_MPLL_PORST	0	Power on reset signal to discl	narge loop filter voltage (High	
	Mstar Co	nfic	active).	T	
35h	REGOA6A	7:0	Default : 0x84	Access : R/W	
	PD_MPLL_USB_CLK	口鼎	Power down USB clk divider (high active).		
	PD_MPLL_DVB_DIV7	6	Power down MPLL_DVB_DIV7 clock (high active).		
	PD_MPLL_DVB_DIV5	Jse	Power down MPLL_DVB_DIV5 clock (high active).		
	PD_MPLL_DVB_DIV3P5	4	Power down MPLL_DVB_DIV3P5 clock (high active).		
	PD_MPLL_DVB_DIV3	3	Power down MPLL_DVB_DIV3 clock (high active).		
	PD_MPLL_DVB_DIV2	2	Power down MPLL_DVB_DIV2 clock (high active).		
	PD_MPLL_ADCDIV	1	Power down the dividers for A	· · · · · · · · · · · · · · · · · · ·	
	PD_MPLLIN	0	Power down control of input	, , ,	
36h ~ 3Fh (0A6Ch ~	-	7:0	Default : -	Access : -	
0A7Fh)	-	ı	Reserved.		
40h	REG0A80	7:0	Default : 0x00	Access : R/W	
(0A80h)	-	7:6	Reserved.		
	GAIN1_OREN	5	ADD1 ADC GAIN software over	erwrite enable.	
	GAINO_OREN	4	ADD0 ADC GAIN software over	erwrite enable.	
	AGAIN1_SW	3	ADD1 ADC GAIN software over		
			0: Normal 1: add numerator	-	
	AGAIN0_SW	2	ADC0 GAIN software overwrit		
	ACLIV CEL		0: Normal 1: add numerator	ot gain.	
	ACLK_SEL	1	ADC1 clock source select:.		

ADC_PLL	Register (Bank = 0A)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: From MPLL 1: from ATOP.	
	VCLK_SEL	0	ADC0 clock source select:. 0: From MPLL 1: from ATOP.	
41h	REG0A82	7:0	Default : 0x01	Access : R/W
(0A82h)	SIF_AGC_GAIN_OV[3:0]	7:4	SIF AGC gain overwrite value	
	-	3:2	Reserved.	
	SIF_AGC_GAIN_OREN	1	SIF AGC gain overwrite enab	le.
	SIF_AGC_PD	0	SIF AGC power down control	
41h	REG0A83	7:0	Default : 0x00	Access : R/W
(0A83h)	SIF_AGC_TST[7:0]	7:0	SIF AGC test control.	
42h	REG0A84	7:0	Default : 0x02	Access : R/W
(0A84h)	-	7:3	Reserved.	
nternal Use 010: High impedance clamp 011: No clamp.		000: No clamp. 001: Middle impedance clamp 010: High impedance clamp.	) 司	
43h	REG0A86	7:0	Default : 0x00	Access : R/W
(0A86h)	GC_MPLL_DVBDIV5_ENDIV8	7	Set mpll_dvb_div5 divider rat 0: DVB5 = 5. 1: DVB5 = 4.	io DVB5.
	GC_MPLL_DVBDIV3_ENDIV5	6	Set mpll_dvb_div3 divider ratio DVB3.  0: DVB3 = 3.  1: DVB3 = 2.5.	
	GC_MPLL_CLKDIV_ENDIV4	5	Set mpll_clk_div output dividence or see gc_mpll_sel_div.  1: DIVSEL = 2 (1st priority).	er ratio.
	GC_MPLL_ENZ_CKDVBDIV2	4	Set DVB, MCU, DIV input clock = VCO/1 or VCO/2.  0: VCO/2.  1: VCO/1.	
	GC_MPLL_MCUSEL[2:0]	3:1	Set mpll_mcu_clk_out.  000 MCUSEL = 4.  001 MCUSEL = 5.  010 MCUSEL = 6.	

ADC_PLL Register (Bank = 0A)						
Index (Absolute)	Mnemonic	Bit	Description			
			011 MCUSEL = 7. 100 MCUSEL = 8. 101 MCUSEL = 16. else: Gated.			
	GC_MPLL_SEL_DIV	0	Set mpll_clk_div output divider ratio.  0: DIVSEL = 3.  1: DIVSEL = 2.5.			

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

# PM\_DDC Register (Bank = 0B)

PM_DDC Register (Bank = 0B)						
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG0B00	7:0	Default : 0x00	Access : R/W		
(0B00h)	-	7:4	Reserved.			
	D2B_EN_D1	3	DDC2Bi enable for DVI_1. 0: Disable. 1: Enable.			
	D2B_EN_D0	2	DDC2Bi enable for DVI_0. 0: Disable. 1: Enable.			
	D2B_EN_A1	1	DDC2Bi enable for ADC_1. 0: Disable. 1: Enable.			
	D2B_EN_A0 Mstar Co	nfic	DDC2Bi enable for ADC_0.  O: Disable:  1: Enable.	\		
00h	REGOBOTO 深圳「	7:0	Default: 0x00 日 尺 2	Access : R/W		
(0B01h)	- Internal I	<b>1</b> 2:4	Reserved.			
	DDC_EN_D1	3	DDC function enable for DVI  0: Disable.  1: Enable.	_1.		
	DDC_EN_D0	2	DDC function enable for DVI 0: Disable. 1: Enable.	_0.		
	DDC_EN_A1	1	DDC function enable for ADC 0: Disable. 1: Enable.	<u></u>		
	DDC_EN_A0	0	DDC function enable for ADC_0. 0: Disable. 1: Enable.			
01h	REG0B02	7:0	Default : 0x00	Access : R/W		
(0B02h)	-	7:6	Reserved.			
	SLEW_SEL[1:0]	5:4	Slew Rate Control. 00: Bypass. 01: Drive 1 cycle. 10: Drive 2 cycles. 11: Drive 3 cycles.			
	PMDDC_FORCE_SEL	3	Force sel pmddc as edid read	d path.		

PM_DDC Register (Bank = 0B)					
Index (Absolute)	Mnemonic	Bit	Description		
	A0_WKUP_EN	2	A0 wake up function enable.  0: Disable.  1: Enable.		
	FILTER_ON	1	DDC Filter. 0: Disable. 1: Enable.		
	FILTER_MSB	0	DDC Filter Msb.		
01h	-	7:0	Default : -	Access : -	
(0B03h)	-	-	Reserved.		
02h	REG0B04	7:0	Default : 0x00	Access : RO, R/W	
(0B04h)	-	7:4	Reserved.		
	D2B_MCCS_WKUP_FLAG_D0	3	PM_DDC2Bi MCCS wakeup flag for DVI_0.  0: No wakeup event occurred.		
	Wistar Co	ntic	1: Wakeup event occurred.		
	D2B_MCCS_CHKSUM_ERR_D0	鼎	PM_DDC2Bi MCCS wakeup check sum value error flag for DVI_0.		
	Internal U	Jse	0: Check sum value is correct 1: Check sum value error.		
	D2B_MCCS_WKUP_FLAG_A0	1	PM_DDC2Bi MCCS wakeup flag for ADC_0.  0: No wakeup event occurred.  1: Wakeup event occurred.		
	D2B_MCCS_CHKSUM_ERR_A0	0	PM_DDC2Bi MCCS wakeup check sum value error flag f ADC_0. 0: Check sum value is correct. 1: Check sum value error.		
02h	-	7:0	Default : -	Access : -	
(0B05h)	-	-	Reserved.	<u> </u>	
03h	REG0B06	7:0	Default : 0x00	Access : R/W	
(0B06h)	-	7:2	Reserved.		
	MCCS_WKUP_EN_D0	1	PM_DDC2Bi MCCS wakeup enable of DVI_0. 0: Disable. 1: Enable.		
	MCCS_WKUP_EN_A0	0	PM_DDC2Bi MCCS wakeup enable of ADC_0. 0: Disable. 1: Enable.		
03h	-	7:0	Default : -	Access : -	

Index	Mnemonic	Dit	Description		
(Absolute)	Mnemonic	Bit	Description		
	-	-	Reserved.		
04h	REG0B08	7:0	Default : 0x00	Access : WO	
(0B08h)	MCCS_WKUP_CLR_D0	7	PM_DDC2Bi MCCS wakeup 1: Clear (write one clear, no 0: No action.		
	MCCS_WKUP_FLAG_CLR_D0	6	PM_DDC2Bi MCCS wakeup 1: Clear (write one clear, no 0: No action.	-	
	MCCS_CHKSUM_CLR_D0	5	PM_DDC2Bi MCCS check sum flag clear for DVI_0.  1: Clear (write one clear, no need to toggle this bit).  0: No action.		
	MCCS_PWRKEY_CLR_D0	4	PM_DDC2Bi MCCS wakeup DVI_0.	power key status clear for	
	Mstar Co	nfic	1: Clear (write one clear, no 0: No action.	need to toggle this bit).	
	MCCS_WKUP_CLR 20 1 1	IR Ico	PM_DDC2Bi MCCS wakeup  1: Clear (write one clear, no  0: No action.		
	MCCS_WKUP_FLAG_CLR_A0	2	PM_DDC2Bi MCCS wakeup 1: Clear (write one clear, no 0: No action.	-	
	MCCS_CHKSUM_CLR_A0	1	PM_DDC2Bi MCCS check sum flag clear for ADC_0.  1: Clear (write one clear, no need to toggle this bit).  0: No action.		
	MCCS_PWRKEY_CLR_A0	0	PM_DDC2Bi MCCS wakeup power key status clear for ADC_0.  1: Clear (write one clear, no need to toggle this bit).  0: No action.		
04h	-	7:0	Default : -	Access : -	
(0B09h)	-	-	Reserved.	l	
05h	REG0B0A	7:0	Default : 0x00	Access : RO	
(0B0Ah)	MCCS_PWR_KEY_A0[7:0]	7:0	PM_DDC2Bi MCCS wakeup	power key value of ADC_0.	
05h	REG0B0B	7:0	Default : 0x00	Access : RO	
(0B0Bh)	MCCS_PWR_KEY_D0[7:0]	7:0	PM_DDC2Bi MCCS wakeup	power key value of DVI_0.	
06h	REG0B0C	7:0	Default : 0x00	Access : RO	
(0B0Ch)	-	7:6	Reserved.		

PM_DDC Register (Bank = 0B)						
Index (Absolute)	Mnemonic	Bit	Description  [5:1] reserved.  [0] A0_interrupt.			
	INT_FINAL_STATUS[5:0]	5:0				
06h	REG0B0D	7:0	Default : 0x00	Access : R/W		
(0B0Dh)	-	7:6	Reserved.			
	INT_MASK[5:0]	5:0	[5:1] reserved. [0] A0_interrupt_mask.			
07h (0B0Eh)	REG0B0E	7:0	Default : 0x00	Access : R/W		
	-	7:6	Reserved.			
	INT_FORCE[5:0]	5:0	Force the int_final_status to 1.  By setting each of the related bit to 1.			
07h	REG0B0F	7:0	Default : 0x00	Access : WO		
(0B0Fh)	-	7:6	Reserved.			
	INT_CLR[5:0]star Co	n <sup>5:0</sup> C	Clear the int_final_status to C By setting each of the related			
08h	REGOB16 Or 深圳市	7:0	Default: 0x80 日 リ	Access : R/W		
(0B10h)	RSTZ_SW_DDC	7	Sofeware resetz for DDC (low	active).		
	Internal L		Reserved			
09h ~ 07h	-	7:0	Default : -	Access : -		
(0B13h ~ 0B19h)	-	ı	Reserved.			

# MCU Register (Bank = 10)

MCU Reg	ister (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1000	7:0	Default : 0x01	Access : R/W
(1000h)	SRAM_START_ADDR_1[7:0]	7:0	SRAM Start Address[23:16].	
00h	REG1001	7:0	Default : 0x00	Access : R/W
(1001h)	SRAM_START_ADDR_1[15:8]	7:0	See description of '1000h'.	
01h	REG1002	7:0	Default : 0x01	Access : R/W
(1002h)	SRAM_END_ADDR_1[7:0]	7:0	SRAM End Address[23:16].	
<b>01</b> h	REG1003	7:0	Default : 0x00	Access: R/W
(1003h)	SRAM_END_ADDR_1[15:8]	7:0	See description of '1002h'.	
)2h	REG1004	7:0	Default : 0x00	Access : R/W
(1004h)	SRAM_START_ADDR_0[7:0]	7:0	SRAM End Address[15:0].	
02h	REG1005	7:0	Default : 0x00	Access : R/W
(1005h)	SRAM_START_ADDR_0[15:8]	N7:00	See description of '1004h'.	
03h	REG1006 C 22 十川 計 20 Default: 0x00 7日 // A		Access : R/W	
(1006h)	SRAM_END_ADDR_0[7:0]	7:0	SRAM End Address[15:0].	<del>1 -</del> J
03h	REG1007 Nternal L	5:0	Default: 0x80	Access : R/W
(1007h)	SRAM_END_ADDR_0[15:8]	7:0	See description of '1006h'.	
04h	REG1008	7:0	Default : 0x01	Access : R/W
(1008h)	DRAM_START_ADDR_1[7:0]	7:0	DRAM Start Address[23:16]	
04h	REG1009	7:0	Default : 0x00	Access: R/W
(1009h)	DRAM_START_ADDR_1[15:8]	7:0	See description of '1008h'.	
05h	REG100A	7:0	Default : 0x0F	Access : R/W
(100Ah)	DRAM_END_ADDR_1[7:0]	7:0	DRAM End Address[23:16].	
05h	REG100B	7:0	Default : 0x00	Access : R/W
(100Bh)	DRAM_END_ADDR_1[15:8]	7:0	See description of '100Ah'.	
06h	REG100C	7:0	Default : 0x00	Access : R/W
(100Ch)	DRAM_START_ADDR_0[7:0]	7:0	DRAM Start Address[15:0].	•
06h	REG100D	7:0	Default : 0x80	Access : R/W
(100Dh)	DRAM_START_ADDR_0[15:8]	7:0	See description of '100Ch'.	•
07h	REG100E	7:0	Default : 0xFF	Access : R/W
(100Eh)	DRAM_END_ADDR_0[7:0]	7:0	DRAM End Address[15:0].	•
07h	REG100F	7:0	Default : 0xFF	Access : R/W
(100Fh)	DRAM_END_ADDR_0[15:8]	7:0	See description of '100Eh'.	1

MCU Reg	ister (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG1010	7:0	Default : 0x00	Access : R/W
(1010h)	SPI_START_ADDR_1[7:0]	7:0	SPI Start Address[23:16].	
08h	REG1011	7:0	Default : 0x00	Access : R/W
1011h)	SPI_START_ADDR_1[15:8]	7:0	See description of '1010h'.	
09h	REG1012	7:0	Default : 0x00	Access : R/W
(1012h)	SPI_END_ADDR_1[7:0]	7:0	SPI End Address[23:16].	
09h	REG1013	7:0	Default : 0x00	Access : R/W
(1013h)	SPI_END_ADDR_1[15:8]	7:0	See description of '1012h'.	
0Ah	REG1014	7:0	Default : 0x00	Access : R/W
(1014h)	SPI_START_ADDR_0[7:0]	7:0	SPI Start Address[15:0].	
0Ah	REG1015	7:0	Default : 0x00	Access : R/W
(1015h)	SPI_START_ADDR_0[15:8]	7:0	See description of '1014h'.	
0Bh	REG1016 VISTAT CO	7:60	Default: 0xFF	Access : R/W
(1016h)	SPI_END_ADDR_0[7:0]-	7:0	SPI End Address[15:0].	\ <u></u>
)Bh I	REG1017	7:0	Default : 0xFF	Access : R/W
(1017h)	SPI_END_ADDR-0[15:8]	3:0	See description of '1016h'.	
OCh	REG1018	7:0	Default : 0x02	Access : R/W
(1018h)	MCU_BANK_USE_XFR	7	Use XFR to switch bank.	
	TEST_SEL[2:0]	6:4	Test bus selection.	
	ICACHE_RSTZ	3	Icache enable.	
	DRAM_EN	2	DRAM enable.	
	SPI_EN	1	SPI enable.	
	SRAM_EN	0	SRAM enable.	
OCh	REG1019	7:0	Default : 0x00	Access : R/W
(1019h)	MCU_BANK_XFR[7:0]	7:0	XFR bank (64KB).	
DDh	REG101A	7:0	Default : 0x00	Access : R/W
(101Ah)	TWA[7:0]	7:0	TWA for RIU bridge.	
DDh	REG101B	7:0	Default : 0x00	Access : R/W
(101Bh)	TAW[7:0]	7:0	TAW for RIU bridge.	
20h	REG1040	7:0	Default : 0x00	Access : R/W
(1040h)	P0_OV[7:0]	7:0	P0 override by P0_REG.	
			0: Disable.	
			1: Enable.	

MCU Reg	ister (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
20h	REG1041	7:0	Default : 0x00	Access : R/W
(1041h)	P0_REG[7:0]	7:0	Data to override P0.	
21h	REG1042	7:0	Default : 0x00	Access : R/W
(1042h)	P1_OV[7:0]	7:0	P1 override by P1_REG. 0: Disable. 1: Enable.	
21h	REG1043	7:0	Default : 0x00	Access : R/W
(1043h)	P1_REG[7:0]	7:0	Data to override P1.	
22h	REG1044	7:0	Default : 0x00	Access : R/W
(1044h)	P2_OV[7:0]	7:0	P2 override by P2_REG. 0: Disable. 1: Enable.	
22h	REG1045	7:0	Default: 0x00	Access : R/W
(1045h)	P2_REG[7:0] Star CO	7:0	Data to override P2.	
F	REG10460r 深圳市		Default : 0x00	Access : R/W
(1046h)	P3_OV[7:0] Internal L	7:0 <b>SE</b>	P3 override by P3_REG.  0: Disable.  1: Enable.	
23h	REG1047	7:0	Default : 0x00	Access : R/W
(1047h)	P3_REG[7:0]	7:0	Data to override P3.	Process I II, II
24h	REG1048	7:0	Default : 0x00	Access : R/W
(1048h)	P0_CTRL[7:0]	7:0	MCU Port 0 output enable co	<u>-</u>
25h	REG104A	7:0	Default : 0x00	Access : R/W
(104Ah)	P0_OE[7:0]	7:0	MCU Port 0 output enable.	,
26h	REG104C	7:0	Default : 0x00	Access : R/W
(104Ch)	P0_IN[7:0]	7:0	MCU Port 0 output enable fr	·
27h	REG104E	7:0	Default : 0x00	Access : R/W
(104Eh)	P1_CTRL[7:0]	7:0	MCU Port 1 output enable co	<u> </u>
28h	REG1050	7:0	Default : 0x00	Access : R/W
(1050h)	P1_OE[7:0]	7:0	MCU Port 1 output enable.	
29h	REG1052	7:0	Default : 0x00	Access : R/W
(1052h)	P1_IN[7:0]	7:0	MCU Port 1 output enable fr	om output data.
2Ah	REG1054	7:0	Default : 0x00	Access : R/W
(1054h)	P2_CTRL[7:0]	7:0	MCU Port 2 output enable co	ontrol.

MCU Reg	ister (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
2Bh	REG1056	7:0	Default : 0x00	Access : R/W
(1056h)	P2_OE[7:0]	7:0	MCU Port 2 output enable.	
2Ch	REG1058	7:0	Default : 0x00	Access : R/W
(1058h)	P2_IN[7:0]	7:0	MCU Port 2 output enable fi	om output data.
2Dh	REG105A	7:0	Default : 0x00	Access : R/W
(105Ah)	P3_CTRL[7:0]	7:0	MCU Port 3 output enable c	ontrol.
2Eh	REG105C	7:0	Default : 0x00	Access : R/W
(105Ch)	P3_OE[7:0]	7:0	MCU Port 3 output enable.	
2Fh	REG105E	7:0	Default : 0x00	Access : R/W
(105Eh)	P3_IN[7:0]	7:0	MCU Port 3 output enable fi	rom output data.
40h	REG1080	7:0	Default : 0x55	Access : R/W
(1080h)	RESET_CPU0[7:0]	7:0	Reset CPU 0.	
40h	REG1081VISTAR CO	<b>17:60</b>	Default: 0xAA	Access : R/W
(1081h)	RESET_CPU0[15:8] +     =	7:0	See description of '1080h'	<b>八</b> 司
41h	REG1082	7:0	Default : 0x55	Access : R/W
	RESET_CPU1[70] MAIL	3:0	Reset CPU 1.	
41h	REG1083	7:0	Default : 0xAA	Access : R/W
(1083h)	RESET_CPU1[15:8]	7:0	See description of '1082h'.	
42h	REG1084	7:0	Default : 0x00	Access : R/W
(1084h)	SW_RESET_CPU0[7:0]	7:0	S/W reset CPU 0 (8051).	
42h	REG1085	7:0	Default : 0x00	Access : R/W
(1085h)	SW_RESET_CPU0[15:8]	7:0	See description of '1084h'.	
43h	REG1086	7:0	Default : 0x00	Access : R/W
(1086h)	SW_RESET_CPU1[7:0]	7:0	S/W reset CPU 1 (32-bit MC	U).
43h	REG1087	7:0	Default : 0x00	Access : R/W
(1087h)	SW_RESET_CPU1[15:8]	7:0	See description of '1086h'.	
58h	REG10B0	7:0	Default : 0x00	Access : RO
(10B0h)	IB_ADDR0[7:0]	7:0	HK MCU program counter.	
58h	REG10B1	7:0	Default : 0x00	Access : RO
(10B1h)	IB_ADDR0[15:8]	7:0	See description of '10B0h'.	
59h	REG10B2	7:0	Default : 0x00	Access : RO
(10B2h)	IB_ADDR0[23:16]	7:0	See description of '10B0h'.	
59h	REG10B3	7:0	Default : 0x00	Access : RO

MCU Reg	ister (Bank = 10)			
Index (Absolute)	Mnemonic	Bit	Description	
	IB_DATAI0[7:0]	7:0	HK MCU inst return data.	
5Ah	REG10B4	7:0	Default : 0x00	Access : RO
(10B4h)	IB_ADDR1[7:0]	7:0	VD MCU program counter.	
5Ah	REG10B5	7:0	Default : 0x00	Access : RO
(10B5h)	IB_ADDR1[15:8]	7:0	See description of '10B4h'.	
5Bh	REG10B6	7:0	Default : 0x00	Access : RO
(10B6h)	IB_ADDR1[23:16]	7:0	See description of '10B4h'.	
5Bh	REG10B7	7:0	Default : 0x00	Access : RO
(10B7h)	IB_DATAI1[7:0]	7:0	VD MCU inst return data.	
5Ch	REG10B8	7:0	Default : 0x00	Access : RO
(10B8h)	IB_ADDR2[7:0]	7:0	TT MCU program counter.	
5Ch	REG10B9	7:0	Default : 0x00	Access : RO
(10B9h)	IB_ADDR2[15:8]tar CO	<b>n</b> 7:60	See description of '10B8h'.	
5Dh	REG10BAOr 经工业	7:0	Default: 0x00年 7日 //	Access : RO
(10BAh)	IB_ADDR2[23:16]	7:0	See description of '10B8h'.	7 1
5Dh	REG10BBNternal L	3:0	Default: 0x00	Access : RO
(10BBh)	IB_DATAI2[7:0]	7:0	TT MCU inst return data.	
70h	REG10E0	7:0	Default : 0x00	Access : R/W
(10E0h)	XB_ERAM_LB[7:0]	7:0	ERAM map HK XDATA low b Recommended setting: 0x14	
70h	REG10E1	7:0	Default : 0x00	Access : R/W
(10E1h)	XB_ERAM_HB[7:0]	7:0	ERAM map HK XDATA high boundary (unit: 1k). Recommended setting: 0x14.	
72h	REG10E4	7:0	Default : 0x00	Access : R/W
(10E4h)	XD2ERAM_ADRH[7:0]	7:0	ERAM base address (unit: 1	k, 0x000-0x3FF).
73h	REG10E6	7:0	Default : 0x00	Access : R/W
(10E6h)	-	7:1	Reserved.	
	XD2ERAM_EN	0	Enable ERAM mapping.	

# MIU Register (Bank = 12)

MIU Regi	ister (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG1200	7:0	Default : 0x00	Access : R/W	
(1200h)	-	7:3	Reserved.		
	NO_RQ_CTRL_EN	2	1: Enable MIU to keep servicing the timeouted client when there is no other requests to MIU.		
	ARBITER_OFF	1	Mask all clients' requests.		
	INIT_MIU	0	Issue initial DRAM cycle.		
00h	REG1201	7:0	Default : 0x00	Access : RO, R/W	
(1201h)	INIT_DONE	7	DRAM has been initialized.		
	-	6	Reserved.		
	TRIG_DEEP_PD	5	Trigger DRAM into deep po	ower down mode.	
	- 4:3 Reserved.				
	TRIG_REFRESH tar Conf	œ	Trigger one refresh command.		
	TRIG_PRECHARGE	ます。	Trigger one precharge all c	o <mark>mm</mark> and.	
	SINGLE_STEP_ON TO THE STIME STEP	FI () -	Turn on single step command mode.		
01h	REG1202nternal Us	7:0	Default: 0x00	Access : R/W	
(1202h)	DRAM_TYPE[1:0]	7:6	01: DDR2. 11: DDR.		
	DRAM_BUS[1:0]	5:4	Select external DRAM bus. 00: X16. 01: X32.		
	DYNAMIC_CK_ODT	3	Turn on DRAM clock and ODT only when there are DRAM accesses.		
	DYNAMIC_CKE	2	Turn on CKE only when the	ere are DRAM accesses.	
	SELF_REFRESH	1	Enter/exit self refresh mod	e.	
	CKE	0	Enable CKE.		
01h	REG1203	7:0	Default : 0x70	Access : R/W	
(1203h)	CS_Z	7	DRAM chip select, active lo	W.	
	ADR_OENZ	6	Address output enable, act	ive low.	
	DQ_OENZ	5	Data output enable, active	low.	
	CKE_OENZ	4	CKE output enable, active I	ow.	
	8BA	3	DRAM bank select. 0: 2/4 banks. 1: 8 banks.		

MIU Regi	ister (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description		
	COL_SIZE[1:0]	2:1	DRAM column bits select. 00: 8 bits. 01: 9 bits. 10: 10 bits.		
	4BA	0	DRAM bank select. 0: 2 banks. 1: 4 banks.		
02h	REG1204	7:0	Default : 0x40	Access: R/W	
(1204h)	RD_TIMING[3:0]	7:4	Select read back data delay	timing.	
	ODT	3	Turn on ODT function.		
	FORCE_DDR_RD_ACT	2	Force the access status to read, for analog design reference.		
	RD_MCK_SEL  Mstar Conf	ide	Select the source of read data from DRAM.  1: From DQ pad C pin.  0: Data latched by feedback clock.		
	RD_IN_PHASE 深圳市県	0 1 Select read data stroped by negative edg 0: Select read data stroped by positive edge			
02h	REG1205 NTERNAL US	<del>-7</del> : <b>6</b>	Default : 0x03	Access : R/W	
(1205h)	-	7:4	Reserved.		
	4X_MODE	3	4X mode for DDR2 800 MHz.		
	CAS_LETATENCY[2:0]	2:0	CAS latency.		
03h	REG1206	7:0	Default : 0x08	Access : R/W	
(1206h)	TREFPERIOD[7:0]	7:0	Refresh cycle period, unit is	s 16 MCLKs.	
03h	REG1207	7:0	Default : 0x00	Access : R/W	
(1207h)	-	7	Reserved.		
	PRIORITY_SW	6	1: Group 1 priority > Group 0: Group 0 priority > Group	•	
	-	5:4	Reserved.	· · · ·	
	DRAM_SIZE[3:0]	3:0	Limited maximum DRAM ac	cess size.	
			0000: No limit.		
			0001: 2MB.		
			0010: 4MB.		
			0011: 8MB. 0100: 16MB.		
			0101: 32MB.		
			0110: 64MB.		

		1		
Index (Absolute)	Mnemonic	Bit	Description	
04h	REG1208	7:0	Default : 0xC8	Access : R/W
(1208h)	TRC[3:0]	7:4	DRAM TRC timing.	
	TRAS[3:0]	3:0	DRAM TRAS timing.	
04h	REG1209	7:0	Default : 0x33	Access : R/W
(1209h)	TRP[3:0]	7:4	DRAM TRP timing.	
	TRCD[3:0]	3:0	DRAM TRCD timing.	
05h	REG120A	7:0	Default : 0x62	Access : R/W
(120Ah)	TWR[3:0]	7:4	DRAM TWR timing.	
	TRRD[3:0]	3:0	DRAM TRRD timing.	
05h	REG120B	7:0	Default : 0x12	Access : R/W
(120Bh)	TRTP[3:0]	7:4	DRAM TRTP timing, read to	precharge time.
	TMRD[3:0]	3:0	DRAM TMRD timing.	
06h	REG120 Star Conf	7:0	Default: 0x63	Access : R/W
(120Ch)	W2R_OEN_DLY[3:0] +     =	7:4	W2R_DLY,+3. 7   //	=1
	W2R_DLY[3:0]	3:0	DRAM write to read delay.	L
06h	REG120 Internal Use	7:0	Default : 0x86	Access : R/W
(120Dh)	R2W_OEN_DLY[3:0]	7:4	R2W_DLY + 2.	
	R2W_DLY[3:0]	3:0	DRAM read to write delay.	
07h	REG120E	7:0	Default : 0x0E	Access : R/W
(120Eh)	TRC_4	7	DRAM tRC timing bit 4.	
	TRAS_4	6	DRAM tRAS timing bit 4.	
	TRFC[5:0]	5:0	DRAM TRFC timing.	
07h	REG120F	7:0	Default : 0x41	Access : R/W
(120Fh)	TCCD[1:0]	7:6	1: DDR. 2: DDR2.	
	-	5:3	Reserved.	
	WRITE_LATENCY[2:0]	2:0	For DDR2 only, should be e	even value in 4x mode.
08h	REG1210	7:0	Default : 0x00	Access : R/W
(1210h)	DEB_SEL[7:0]	7:0	Select debug result.	
08h	REG1211	7:0	Default : 0x00	Access : R/W
(1211h)	DEB_SEL[15:8]	7:0	See description of '1210h'.	
09h	REG1212	7:0	Default : 0x00	Access : RO
(1212h)	DEB_BUS[7:0]	7:0	Debug port.	•

MIU Regi	ster (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG1213	7:0	Default : 0x00	Access : RO
(1213h)	DEB_BUS[15:8]	7:0	See description of '1212h'.	
0Ah	-	7:0	Default : -	Access : -
(1214h)	-	-	Reserved.	
0Ah	REG1215	7:0	Default : 0x10	Access : R/W
(1215h)	RESET_DLL	7	Reset DLL of DDR.	•
	-	6:0	Reserved.	
0Bh ∼ 0Eh	-	7:0	Default : -	Access : -
(1216h ~ 121Ch)	-	-	Reserved.	
0Eh	REG121D	7:0	Default : 0x00	Access : R/W
(121Dh)	-	7:3	Reserved.	
	MIU_SEL_PROTECT_SW Conf	ide	MIU0 or MIU1 select functi	on is protected by software
_	MIU_SEL_PROTECTHW川市県	計科	MIU0 or MIU1 select functi (qualified by DRAM initializ	on is protected by hardware ation done).
	MIU_SEL_PROTECT_ENAI US	e °C	Enable the protect function MIU1.	n for selection of MIUO or
0Fh	REG121E	7:0	Default : 0x00	Access : R/W
(121Eh)	SW_RST_G3	7	Software reset for group 3.	
	SW_RST_G2	6	Software reset for group 2	
	SW_RST_G1	5	Software reset for group 1	
	SW_RST_G0	4	Software reset for group 0	•
	-	3:2	Reserved.	
	DFT_ADRMD	1	DFT address mode.	
	SW_RST_MIU	0	Software reset.	
0Fh	REG121F	7:0	Default : 0x0C	Access: R/W
(121Fh)	-	7:5	Reserved.	
	SYNC_OUT_THRESHOLD[4:0]	4:0	Sync output FIFO full thres	
10h	REG1220	7:0	Default : 0x09	Access : R/W
(1220h)	DDFSET[3:0]	7:4	Set the clock frequency for	
	DDRIP[1:0]	3:2	DDR clock generator charg	
	DDRRP[1:0]	1:0	DDR clock generator loop f	
10h	REG1221	7:0	Default : 0x20	Access : R/W
(1221h)		7:6	Reserved.	
	DDFSET[9:4]	5:0	See description of '1220h'.	

MIU Regi	ster (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
11h	REG1222	7:0	Default : 0x00	Access : R/W
(1222h)	DDFSPAN[7:0]	7:0	DDR clock spread spectrum	period.
11h	REG1223	7:0	Default : 0x00	Access : R/W
(1223h)	-	7:5	Reserved.	
	ENFRUNZ	4	VCO free run disable frequency.	
	-	3:2	Reserved.	
	DDFSPAN[9:8]	1:0	See description of '1222h'.	
12h	REG1224	7:0	Default : 0x00	Access : R/W
(1224h)	DDFSTEP[7:0]	7:0	DDR clock spread spectrum	step.
12h	REG1225	7:0	Default : 0x40	Access : R/W
(1225h)	DDRPLL_LOOP_DIV_FIRST[1:0]	7:6	Set the clock frequency for DRAM.	
	DDRPLL_INPUT_DIV_FIRST[1:0]	5:4	Set the clock frequency for	DRAM.
	DDRPLL_RESET + CONF	В	DDR PLL reset.	
	DDRPLL_PORST	2	DDR PLL power-on reset.	
-	DDRPLL_for 深圳市県	影	DDR PLL power down.	百
	DDR_SSC_EN	0	Spread Spectrum Enable.	
13h	REG1226 IILEITIAI US	7:0	Default : 0x00	Access : R/W
(1226h)	DDRPLL_INPUT_DIV_SECOND[7:0]	7:0	Set the clock frequency for	DRAM.
13h	REG1227	7:0	Default : 0x00	Access : R/W
(1227h)	DDRPLL_LOOP_DIV_SECOND[7:0]	7:0	Set the clock frequency for	DRAM.
14h ~ 14h	-	7:0	Default : -	Access : -
(1228h ~ 1229h)	-	-	Reserved.	
18h	REG1230	7:0	Default : 0x00	Access : R/W
(1230h)	DQSPH1[3:0]	7:4	For group 1 DQS phase.	
	DQSPH0[3:0]	3:0	For group 0 DQS phase.	
18h	REG1231	7:0	Default : 0x00	Access : R/W
(1231h)	DQSPH3[3:0]	7:4	For group 3 DQS phase.	
	DQSPH2[3:0]	3:0	For group 2 DQS phase.	
19h	REG1232	7:0	Default : 0x00	Access : R/W
(1232h)	DQSPH5[3:0]	7:4	For group 5 DQS phase.	
	DQSPH4[3:0]	3:0	For group 4 DQS phase.	
19h	REG1233	7:0	Default : 0x00	Access : R/W
(1233h)	DQSPH7[3:0]	7:4	For group 7 DQS phase.	•

MIU Regi	ster (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description		
	DQSPH6[3:0]	3:0	For group 6 DQS phase.		
1Ah	REG1234	7:0	Default : 0x00	Access : R/W	
(1234h)	DDR2_DQS_OEN_MASK[7:0]	7:0	Mask DDR2 DQS OENZ.		
1Ah	REG1235	7:0	Default : 0x00	Access : R/W	
(1235h)	DQS_OEN_MASK[7:0]	7:0	Mask DQS OENZ.		
1Bh	REG1236	7:0	Default : 0x60	Access : R/W	
(1236h)	CLK_DRV[2:0]	7:5	DRAM clock pad driving str	ength select.	
	DDR_CLK_SWITCH[1:0]	4:3	Digital and analog MIU cloc	ck phase select.	
	CLKPH[2:0]	2:0	Output clock to DRAM phas	se select.	
1Bh	REG1237	7:0	Default : 0x00	Access : R/W	
(1237h)	MD_DRV[1:0]	7:6	DRAM data pad driving strength select.		
	ADR_DRV[1:0]	5:4	DRAM address pad driving strength select.		
	DM_DRV[1:0]Star Cont	3:2	DRAM DM pad driving strength select.		
1Ch	- for 深圳市県 REG1238	1:0 7:0	Reserved.	Access : R/W	
(43306)	FB_CLK_senternal Use	e 7 <b>C</b>	Select feedback MCLK or CLK1XA0N to latch read data from DRAM.		
	CLKPH1[2:0]	6:4	Select the clock phase for latching the read ESDR_DQ.		
	-	3:2	Reserved.		
	FORCE_D2A_FIFO_EN	1	Force d2A FIFO enable.		
	FORCE_CKE_IN	0	Force cke in.		
1Dh	REG123A	7:0	Default : 0x00	Access : R/W	
(123Ah)	DDR2_CPL_EN	7	For analog logic use.		
	REC_ENDF	6	For analog logic use.		
	DDRIO_ODT[1:0]	5:4	DDR I/O ODT enable.		
	TRGR_LVL[3:0]	3:0	Pad trigger level selection.		
1Dh	REG123B	7:0	Default : 0x00	Access : R/W	
(123Bh)	-	7:2	Reserved.		
	ANA_BIST_EN	1	Read speed BIST enable.		
	DQSIN_TDLY_SW	0	DDR2/DDR DQS after delay	string test output selection.	
1Eh	REG123C	7:0	Default : 0x00	Access : R/W	
(123Ch)	VRING_EN[3:0]	7:4	For analog logic use.	-	
	DQ_DLY[1:0]	3:2	For analog logic use.		

MIU Regi	ster (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
	CMD_DLY[1:0]	1:0	For analog logic use.	
1Eh	REG123D	7:0	Default : 0x00	Access : R/W
(123Dh)	-	7	Reserved.	
	MI_DRV_CAL_PD	6	For analog driving calibration use.	
	MI_DRV_CAL_S[1:0]	5:4	For analog driving calibration use.	
	MI_DRV_CAL_PN_SEL	3	For analog driving calibration	on use.
	MI_DRV_CAL_TEST[2:0]	2:0	For analog driving calibration	on use.
20h	REG1240	7:0	Default : 0x00	Access : R/W
(1240h) RQ0_BA_MERGE_EN 7 Group 0 unexpected bank a		access mask.		
	RQ0_RW_MERGE_EN	6	Group 0 unexpected read/write access mask.	
	RQ0_GROUP_DEADLINE_EN	5	Group 0 deadline enable.	
	RQ0_TIMEOUT_EN	4	Group 0 time out enable.	
	RQ0_GROUP LIMIT EN CONT	æ	Group group limit enable	
	RQ0_MEMBER_LIMIT_EN	112.	Group 0 member limit enal	ole
-	RQ0_SET_PRIORITY	H 1 -	Group 0 fixed priority enable.	
	RQ0_ROUND_ROBIN 2   S	<b>0</b>	Group 0 round robin enable.	
20h	REG1241	7:0	Default : 0x80	Access : R/W
(1241h)	RQ0_ARBITER_SKIP_ON	7	Re-arbitrate if there is no F	RQ0_RDY.
	RQ0_CUT_IN_LEVEL2_EN	6	Group 0 cut in function leve	el2 enable.
	RQ0_LIMIT_LAST_ENZ	5	Group 0 insert limit last dis	able.
	RQ0_CUT_IN_EN	4	Group 0 ongoing client ser	vice terminate.
	-	3	Reserved.	
	RQ0_CNT2_CTRL_EN	2	Group 0 time out control 2	counter enable.
	RQ0_CNT1_CTRL_EN	1	Group 0 time out control 1	counter enable.
	RQ0_CNT0_CTRL_EN	0	Group 0 time out control 0	counter enable.
21h	REG1242	7:0	Default : 0x00	Access : R/W
(1242h)	RQ0_MEMBER_MAX[7:0]	7:0	Group 0 member maximum	service number, unit is 4.
21h	REG1243	7:0	Default : 0x00	Access : R/W
(1243h)	RQ0_GROUP_MAX[7:0]	7:0	Group 0 group maximum s	ervice number, unit is 4.
22h	REG1244	7:0	Default : 0x00	Access : R/W
(1244h)	RQ0_TIMEOUT[7:0]	7:0	Group 0 time out number.	•
22h	REG1245	7:0	Default : 0x00	Access : R/W
(1245h)	RQ0_TIMEOUT[15:8]	7:0	See description of '1244h'.	•

	ster (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
23h	REG1246	7:0	Default : 0x00	Access : R/W
(1246h)	RQ0_MASK[7:0]	7:0	Group 0 request mask.	
23h	REG1247	7:0	Default : 0x00	Access : R/W
(1247h)	RQ0_MASK[15:8]	7:0	See description of '1246h'.	
24h	REG1248	7:0	Default : 0xFF	Access : R/W
(1248h)	RQ0_HMASK[7:0]	7:0	Group 0 high priority mask.	
24h	REG1249	7:0	Default : 0xFF	Access : R/W
(1249h)	RQ0_HMASK[15:8]	7:0	See description of '1248h'.	
25h	REG124A	7:0	Default : 0x10	Access : R/W
(124Ah)	RQ01_PRIORITY[3:0]	7:4	Group 0 request 1 priority.	
	RQ00_PRIORITY[3:0]	3:0	Group 0 request 0 priority.	
25h	REG124B	7:0	Default : 0x32	Access : R/W
(124Bh)	RQ03_PRIORITY[3:0] CONT	<b>7</b> : <b>€</b>	Group request 3 priority.	
	RQ02_PRIORITY[3:0] +     +	3:0	Group 0 request 2 priority.	=1
(4346L)	REG124C	7:0	Default : 0x54	Access : R/W
	RQ05_PRIORITY[3:0] A US	7:4	Group 0 request 5 priority.	
	RQ04_PRIORITY[3:0]	3:0	Group 0 request 4 priority.	
26h	REG124D	7:0	Default : 0x76	Access : R/W
(124Dh)	RQ07_PRIORITY[3:0]	7:4	Group 0 request 7 priority.	
	RQ06_PRIORITY[3:0]	3:0	Group 0 request 6 priority.	
27h	REG124E	7:0	Default : 0x98	Access : R/W
(124Eh)	RQ09_PRIORITY[3:0]	7:4	Group 0 request 9 priority.	
	RQ08_PRIORITY[3:0]	3:0	Group 0 request 8 priority.	
27h	REG124F	7:0	Default : 0xBA	Access : R/W
(124Fh)	RQ0B_PRIORITY[3:0]	7:4	Group 0 request 11 priority	
	RQ0A_PRIORITY[3:0]	3:0	Group 0 request 10 priority	
28h	REG1250	7:0	Default : 0xDC	Access : R/W
(1250h)	RQ0D_PRIORITY[3:0]	7:4	Group 0 request 13 priority	
	RQ0C_PRIORITY[3:0]	3:0	Group 0 request 12 priority	
28h	REG1251	7:0	Default : 0xFE	Access : R/W
(1251h)	RQ0F_PRIORITY[3:0]	7:4	Group 0 request 15 priority	
	RQ0E_PRIORITY[3:0]	3:0	Group 0 request 14 priority	
29h	REG1253	7:0	Default : 0x00	Access : R/W

MIU Register (Bank = 12)				
Index (Absolute)	Mnemonic	Bit	Description	
	RQ0_GROUP_DEADLINE[7:0]	7:0	Group 0 group deadline cou	unter, unit is 64.
2Ah	REG1254	7:0	Default : 0x00	Access : R/W
(1254h)	RQ0_CNT0_ID1[3:0]	7:4	Group 0 1st flow control ID 1.	
	RQ0_CNT0_ID0[3:0]	3:0	Group 0 1st flow control ID	0.
2Ah	REG1255	7:0	Default : 0x00	Access : R/W
(1255h)	RQ0_CNT0_PERIOD[7:0]	7:0	Group 0 1st flow control ma	ask period, unit is 4.
2Bh	REG1256	7:0	Default : 0x00	Access : R/W
(1256h)	RQ0_CNT1_ID1[3:0]	7:4	Group 0 2nd flow control II	) 1.
	RQ0_CNT1_ID0[3:0]	3:0	Group 0 2nd flow control II	0.
2Bh	REG1257	7:0	Default : 0x00	Access : R/W
(1257h)	RQ0_CNT1_PERIOD[7:0]	7:0	Group 0 2nd flow control m	ask period, unit is 4.
2Ch	REG1258	7:0	Default : 0x00	Access : R/W
(1258h)	RQ0_CNT2_ID1[3:0] CONT		Group 0 3rd flow control ID 1.	
	RQ0_CNT2_ID0[3:0]; +     +	3:0	Group 0 3rd flow control IC	0
2Ch	REG1259	7:0	Default : 0x00	Access : R/W
(1259h)	RQ0_CNT2_PERIOD[7:0]	7:0	Group 0 3rd flow control m	ask period, unit is 4.
2Dh	REG125A	7:0	Default : 0x00	Access : R/W
(125Ah)	RQ0_LIMIT_MASK[7:0]	7:0	Group 0 client limit mask.	
2Dh	REG125B	7:0	Default : 0x00	Access : R/W
(125Bh)	RQ0_LIMIT_MASK[15:8]	7:0	See description of '125Ah'.	
60h	REG12C0	7:0	Default : 0x00	Access : R/W
(12C0h)	PROTECT3_INV	7	4th protection condition invert.  1: If the client ID is not equal to 4th protection clie 0/1, DRAM access is allowed.  If the client ID is equal to 4th protection client ID 0 DRAM access is denied.  0: If the client ID is not equal to 4th protection clie 0/1, DRAM access is denied.  If the client ID is equal to 4th protection client ID 0 DRAM access is allowed.	
	PROTECT2_INV	6	3rd protection condition inv 1: If the client ID is not equ 0/1, DRAM access is allowe If the client ID is equal to 3 DRAM access is denied.	al to 3rd protection client ID d.

MIU Reg	ister (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
			0/1, DRAM access is denied.  If the client ID is equal to 3rd protection client ID 0/2  DRAM access is allowed.	1,
	PROTECT1_INV	5	2nd protection condition invert.  1: If the client ID is not equal to 2nd protection client 0/1, DRAM access is allowed.  If the client ID is equal to 2nd protection client ID 0/DRAM access is denied.  0: If the client ID is not equal to 2nd protection client 0/1, DRAM access is denied.  If the client ID is equal to 2nd protection client ID 0/DRAM access is allowed.	′1, : ID
	Mstar Conf for 深圳市県 Internal Use	非科	1st protection condition invert.  1: If the client ID is not equal to 1st protection client 0/1/2/3, DRAM access is allowed.  If the client ID is equal to 1st protection client ID 0/1/2/3, DRAM access is denied.  0: If the client ID is not equal to 1st protection client 0/1/2/3, DRAM access is denied.  If the client ID is equal to 1st protection client ID	
			0/1/2/3, DRAM access is allowed.	
	PROTECT3_EN	3	4th protection enable.	
	PROTECT2_EN	2	3rd protection enable.	
	PROTECT1_EN	1	2nd protection enable.	
	PROTECTO_EN	0	1st protection enable.	
61h	REG12C2	7:0	Default : 0x00 Access : R/W	
(12C2h)	-	7:6	Reserved.	
	PROTECTO_ID0[5:0]	5:0	1st protection client ID 0.	
61h	REG12C3	7:0	Default : 0x00 Access : R/W	
(12C3h)	-	7:6	Reserved.	
	PROTECTO_ID1[5:0]	5:0	1st protection client ID 1.	
62h	REG12C4	7:0	Default : 0x00 Access : R/W	
(12C4h)	-	7:6	Reserved.	
	PROTECT0_ID2[5:0]	5:0	1st protection client ID 2.	
62h	REG12C5	7:0	Default : 0x00 Access : R/W	
(12C5h)	-	7:6	Reserved.	

MIU Regi	ster (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
	PROTECTO_ID3[5:0]	5:0	1st protection client ID 3.	
63h	REG12C6	7:0	Default : 0x00	Access : R/W
(12C6h)	PROTECT0_START[7:0]	7:0	1st protect start address =	{start,8'h0}.
63h	REG12C7	7:0	Default : 0x00	Access : R/W
(12C7h)	PROTECTO_START[15:8]	7:0	See description of '12C6h'.	
64h	REG12C8	7:0	Default : 0x00	Access : R/W
(12C8h)	PROTECTO_END[7:0]	7:0	1st protect end address = -	{end,8'hff}.
64h	REG12C9	7:0	Default : 0x00	Access : R/W
(12C9h)	PROTECTO_END[15:8]	7:0	See description of '12C8h'.	
65h	REG12CA	7:0	Default : 0x00	Access : R/W
(12CAh)	-	7:6	Reserved.	
	PROTECT1_ID0[5:0]	5:0	2nd protection client ID 0.	
65h	REG12CB/IStar Conf	7:0	Default : 0x00	Access : R/W
(12CBh)	- for:空圳市區	7:6	Reserved.	=
1	PROTECT1_ID1[5:0]	5:0	2nd protection client ID 1.	PJ
66h	REG12Centernal Use	7:0	Default : 0x00	Access : R/W
(12CCh)	PROTECT1_START[7:0]	7:0	2nd protect start address =	{start,8'h0}.
66h	REG12CD	7:0	Default : 0x00	Access : R/W
(12CDh)	PROTECT1_START[15:8]	7:0	See description of '12CCh'.	
67h	REG12CE	7:0	Default : 0x00	Access : R/W
(12CEh)	PROTECT1_END[7:0]	7:0	2nd protect end address =	{end,8'hff}.
67h	REG12CF	7:0	Default : 0x00	Access : R/W
(12CFh)	PROTECT1_END[15:8]	7:0	See description of '12CEh'.	
68h	REG12D0	7:0	Default : 0x00	Access : R/W
(12D0h)	-	7:6	Reserved.	
	PROTECT2_ID0[5:0]	5:0	3rd protection client ID 0.	
68h	REG12D1	7:0	Default : 0x00	Access : R/W
(12D1h)	-	7:6	Reserved.	
	PROTECT2_ID1[5:0]	5:0	3rdprotection client ID 1.	
69h	REG12D2	7:0	Default : 0x00	Access : R/W
(12D2h)	PROTECT2_START[7:0]	7:0	3rdprotect start address =	{start,8'h0}.
69h	REG12D3	7:0	Default : 0x00	Access : R/W
(12D3h)	PROTECT2_START[15:8]	7:0	See description of '12D2h'.	

Index	Mnemonic	Bit	Description	
(Absolute)				
6Ah	REG12D4	7:0	Default : 0x00	Access : R/W
(12D4h)	PROTECT2_END[7:0]	7:0	3rdprotect end address = {	[end,8'hff}.
6Ah	REG12D5	7:0	Default : 0x00	Access : R/W
(12D5h)	PROTECT2_END[15:8]	7:0	See description of '12D4h'.	
6Bh	REG12D6	7:0	Default : 0x00	Access : R/W
(12D6h)	-	7:6	Reserved.	
	PROTECT3_ID0[5:0]	5:0	4th protection client ID 0.	
6Bh	REG12D7	7:0	Default : 0x00	Access : R/W
(12D7h)	-	7:6	Reserved.	
	PROTECT3_ID1[5:0]	5:0	4th protection client ID 1.	
6Ch	REG12D8	7:0	Default : 0x00	Access : R/W
(12D8h)	PROTECT3_START[7:0]	7:0	4th protect start address =	{start,8'h0}.
6Ch	REG12D9	7:0	Default : 0x00	Access : R/W
(12D9h)	PROTECT3_START[15:8]	7:0	See description of '12D8h'.	
6Dh	REG12DA	7:0	Default : 0x00	Access : R/W
	PROTECT3 END[7:0] 1	7:0	4th protect end address =	{ <mark>end,</mark> 8'hff}.
L	REG12DB	7:0	Default : 0x00	Access : R/W
(12DBh)	PROTECT3_END[15:8] al US	<del>-</del> 7: <b>0</b>	See description of '12DAh'.	
6Fh	REG12DE	7:0	Default : 0x00	Access : R/W
(12DEh)	-	7:1	Reserved.	
	PROTECT_LOG_CLR	0	1: Turn on the log of prote	ction function.
70h	REG12E0	7:0	Default : 0x00	Access : R/W
(12E0h)	-	7	Reserved.	
	FORCE_IN	6	Force read data.	
	FORCE_OUT	5	Force write data.	
	-	4:0	Reserved.	
70h	REG12E1	7:0	Default : 0x00	Access: RO, R/W
(12E1h)	-	7:2	Reserved.	
	WRITE_ONLY	1	Only write command is sen	t to DRAM.
	READ_ONLY	0	Only read command is sent	to DRAM.
71h ~ 75h	-	7:0	Default : -	Access : -
(12E2h ~ 12EBh)	-	-	Reserved.	
78h	REG12F0	7:0	Default : 0x00	Access : R/W
(12F0h)	MIU_SEL0[7:0]	7:0	Group 0 clients access MIU	0 or MIU1.
			1: MIU1.	
			0: MIU0.	

MIU Regi	ister (Bank = 12)			
Index (Absolute)	Mnemonic	Bit	Description	
78h	REG12F1	7:0	Default : 0x00	Access : R/W
(12F1h)	MIU_SEL0[15:8]	7:0	See description of '12F0h'.	
79h	REG12F2	7:0	Default: 0x00	Access : R/W
(12F2h)	MIU_SEL1[7:0]	7:0	Group 1 clients access MIU 1: MIU1. 0: MIU0.	0 or MIU1.
79h	REG12F3	7:0	Default : 0x00	Access : R/W
(12F3h)	MIU_SEL1[15:8]	7:0	See description of '12F2h'.	
7Ah	REG12F4	7:0	Default : 0x00	Access : R/W
(12F4h)	MIU_SEL2[7:0]	7:0	Group 2 clients access MIU0 or MIU1. 1: MIU1. 0: MIU0.	
7Ah	REG12F5	7:0	Default: 0x00	Access : R/W
(12F5h)	MIU_SEL2[15:8] Lar Coni	9:6	See description of '12F4h'.	
7Ch	REG12F80r 深圳市場	7:0	Default:/0x00	Access : R/W
	RDCRC_DATA_SEL[1:0]	7:6	Read CRC pattern data sele	ect.
	WDCRC_DATA_SEL[1:0] US	<del>C</del> 5:4	Write CRC pattern data sel	ect.
	RDPTG_EN	3	Read pattern generator ena	able.
	WDCRC_STOP	2	CRC end.	
	WDCRC_START	1	CRC start.	
	WDCRC_RST	0	Reset CRC.	
7Ch	REG12F9	7:0	Default: 0x00	Access : R/W
(12F9h)	-	7:1	Reserved.	
	RDCRC_DATA_SEL[2]	0	See description of '12F8h'.	
7Dh	REG12FA	7:0	Default: 0x00	Access : R/W
(12FAh)	PTN_MODE[7:0]	7:0	Pattern mode.	
7Dh	REG12FB	7:0	Default : 0x00	Access : R/W
(12FBh)	PTN_MODE[15:8]	7:0	See description of '12FAh'.	
7Eh	REG12FC	7:0	Default: 0x00	Access : R/W
(12FCh)	PTN_DATA[7:0]	7:0	Pattern data.	
7Eh	REG12FD	7:0	Default: 0x00	Access : R/W
(12FDh)	PTN_DATA[15:8]	7:0	See description of '12FCh'.	
7Fh	REG12FE	7:0	Default : 0x00	Access : RO
(12FEh)	READ_CRC[7:0]	7:0	Read CRC data.	

MIU Register (Bank = 12)				
Index (Absolute) Bit Description				
7Fh	REG12FF	7:0	Default : 0x00	Access : RO
(12FFh)	READ_CRC[15:8]	7:0	See description of '12FEh'.	

## Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## VD\_MCU Register (Bank = 13)

VD_MCU	Register (Bank = 13)				
Index (Absolute)	Mnemonic	Bit	Description		
00h ~ 05h	-	7:0	Default : -	Access : -	
(1300h ~ 130Bh)	-	7:0	Reserved.		
06h	REG130C	7:0	Default : 0x03	Access : R/W	
(130Ch)	-	7:2	Reserved.		
	HK2VD_INT	1	HK MCU interrupt to VDMCU.		
	VD_MCU_RESET	0	VD MCU reset.		
06h ~ 27h	-	7:0	Default : -	Access : -	
(130Dh ~ 134Fh)	-	7:0	Reserved.		
28h	REG1350	7:0	Default: 0x01	Access : R/W	
(1350h)	- Mstar Co	7:3 0 1 2 C	Reserved. Code using SPI.		
	VD_DRAMEN 深圳下	5鼎	Code using DRAM.	( )	
	VD_SRAM_EN	0	Code using SRAM.		
29h	REG1352	750	Default: 0x00	Access : R/W	
(1352h)	VD_ROM_BANK[7:0]	7:0	Code ROM bank.		

## VIF\_RF Register (Bank = 14)

VIF_RF R	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1400	7:0	Default : 0x1F	Access : R/W
(1400h)	-	7	Reserved.	
	TAGC_PWR	6	Tuner AGC power control 1: Power on. 0: Power off.	
	TAFC_PWR	5	Tuner AFC power control. 1: Power on. 0: Power off.	
	VIF_CBC_PWRS	4	Power on the sound path 1: Power on.(VIF_CBC_P\	of central bias circuit.  WR must =1) 0:power off.
	VIF_CBC_PWR  Mstar Conf	3 ider	Power on central bias circ 1: Power on. 0: Power off.	cuit.
	VIF_PLL_PWR 深圳市県		Power on VIF PLL.  1: Power on.  0: Power off.	司
	VIF_VCOREG_PWR US	е О	VCO regulator power on. 1: Power on. 0: Power off.	
	VIF_VCO_PWR	0	VCO power on, 1:power on. 0: Power off.	
00h	REG1401	7:0	Default : 0xFF	Access : R/W
(1401h)	VIF_PGPWRV	7	PGA1_V power on. 1: Power on. 0: Power off.	
	VIF_MXPWRV	6	MX_V power on. 1: Power on. 0: Power off.	
	VIF_PWR_LPFV	5	LPF_V power on. 1: Power on. 0: Power off.	
	VIF_PWR_PGA2V	4	PGA2_V power on. 1: Power on. 0: Power off.	
	VIF_PGPWRS	3	PGA1_S power on. 1: Power on.	

VIF_RF Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: Power off.	
	VIF_MXPWRS	2	MX_S power on. 1: Power on. 0: Power off.	
	VIF_PWR_LPFS	1	LPF_S power on. 1: Power on. 0: Power off.	
	VIF_PWR_PGA2S	0		
01h	REG1402	7:0	Default : 0x14	Access : R/W
( <b>1402h</b> ) - 7:5 Reserved.				
	VIF_PLL_RSTZ  Mstar Confid	4 Jer	Reset the feedback divider.  0: Reset.  1: Normal operation.	
	- for 深圳市鼎	3:2	Reserved. 目 艮公	5]
		Regulator input source and See Table 1.	l output voltage setting.	
01h	-	7:0	Default : -	Access : -
(1403h)	-	-	Reserved.	
02h	REG1404	7:0	Default: 0x24	Access : R/W
(1404h)	TAGC_ODMODE	7	TAGC DAC output open-drain mode.  1: Open-drain voltage output.  0: 1mA current sink output.	
	TAFC_ODMODE	6	TAFC DAC output open-dra  1: Open-drain voltage output  0: 1mA current sink output	out.
	VIF_PLL_MSEL	5	Bypass feedback divider re-sync function.  1: Resync.  0: Bypass resync.	
	-	4	Reserved.	
	VIF_PLL_M[3:0]	3:0	PLL post divider (Divion rat	tio = 2~15).
02h	REG1405	7:0	Default : 0x59	Access : R/W
(1405h)	VIF_PLL_RSEL	7	Bypass reference divider.  1: Bypass(divide-by-1).  0: Normal operation(divide	-by-2 or 3).

VIF_RF Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
	VIF_PLL_RDIV	6	PLL reference divider. 1: Fxtal/3. 0: Fxtal/2.	
	VIF_PLL_N[5:0]	5:0	PLL feedback divider (Divide 2~63).default:divide-by-25	
03h	REG1406	7:0	Default : 0x05	Access : R/W
(1406h)	-	7:4	Reserved.	
	VIF_PLL_LPEX	3	Charge pump current power 1: Power off.  0: Power on.	er control.
	-	2:0	Reserved.	
03h	REG1407	7:0	Default : 0x08	Access : R/W
(1407h)	-	7:5	Reserved.	
	VIF_PLL_SBIAS AT CONTIC	1 <b>a</b> r	vco self bias enable.	
	for 深圳市鼎	科	1: Enable. 0: Disable.有限公	司
	vif_vcprReernal Use	31	VCO bandgap reference vo 1: 1.20V. 0: 1.10V.	oltage selection.
	VIF_VCOREG_SBIAS	2	VCO self bias enable. 1: Enable. 0: Disable.	
	-	1:0	Reserved.	
04h	REG1408	7:0	Default : 0x44	Access : R/W
(1408h)	VIF_CAL_START_MC	7	VCO band calibration start 1: Enable. 0: No operation.(self-clear	
	VIF_VCO_LK	6	Kvco control bit 1.  1: Kvco~170MHz/V.  0: Kvco~120MHz/V.	
	-	5	Reserved.	
	VIF_VCO_LP	4	VCO low power mode. 1: 4m. 0: 6mA.	
	-	3	Reserved.	
	VIF_VCO_BANK_W[2:0]	2:0	Override bits for VCO bank	selection.

VIF_RF Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
			See Table 4.	
04h ~ 05h	-	7:0	Default : -	Access : -
(1409h ~ 140Ah)	-	-	Reserved.	
05h	REG140B	7:0	Default : 0xAA	Access : R/W
(140Bh)	VIF_CALIB_TUNE	7	LPF calibration enable (pov 1: Enable. 0: Disable.	ver on).
	-	6	Reserved.	
	VIF_RN_TUNE	5	Reset for LPF tuning circuit.  1: Normal operation.  0: Reset (restart calibration after reset finished).	
	-	4:0	Reserved.	
06h ~ 07h	<ul> <li>Mstar Confid</li> </ul>	7:0	Default : -	Access : -
(140Ch ~ 140Fh)	for 深圳市鼎	科:	geserved 有限公司	3
08h	REG1410	7:0	Default : 0x00	Access : R/W
(1410h)	TAGC_TAFC_NRZDATA	7	TAGC/TAFC DAC NRZ input 1: NRZ input data. 0: RZ input data.	t data selection.
	-	6:0	Reserved.	T
08h ~ 09h	-	7:0	Default : -	Access : -
(1411h ~ 1413h)	-	-	Reserved.	
0Bh	REG1416	7:0	Default : 0x90	Access : R/W
(1416h)	-	7:5	Reserved.	
	TAGC_POLARITY	4	Tuner AGC polarity control.  1: Positive logic.  0: Negative logic.	
	-	3:0	Reserved.	
0Bh	REG1417	7:0	Default : 0xD0	Access : R/W
(1417h)	TAGC_DITHER_EN	7	Dither signal enable. 1: Enable. 0: Disable.	
	TAGC_SEL_SECORDER	6	Select 2nd order delta-sign 1: 2nd order.	na modulator.

VIF_RF R	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: 1st order.	
	TAGC_DITHER_SHIFT[2:0]	5:3	Dither signal gain setting 0~7 -> 2^0~2^-7.	J.
	-	2:0	Reserved.	
0Ch (1419h)	-	7:0	<b>Default : -</b> Reserved.	Access : -
`	REG141A	7:0	Default : 0x00	Access : RO
(141Ah)	VCOCAL_FAIL	7	VCO bank calibration flag 1: Fail. 0: Pass.	
	VCTRL_OVER	6	1: VCTRL larger than 2V. 0: VCTRL less than 2V.	
	VCTRL_UNDER Confi	der	1: VCTRL less than 1V. 0: VCTRL larger than 1V.	
	LOCK for 深圳市鼎	科	PLL LOCK detection, 1:LC 0: UnLOCKed.	OCKed.
	VIF_PLL_CPINITYNAL USE	3	Charge pump output ope 1: Charge pump output t 0: Normal operation.	
	VIF_VCO_BANK[2:0]	2:0	VCO bank selection. See Table 4.	
0Dh	REG141B	7:0	Default : 0x00	Access : RO
(141Bh)	VIF_PGA1GAINV[3:0]	7:4	DBB PGA1_V gain setting See Table 5.	g low byte.
	VIF_PGA1GAINS[3:0]	3:0	DBB PGA1_S gain setting See Table 5.	J low byte.
0Eh	REG141C	7:0	Default : 0x00	Access : RO
(141Ch)	VIF_GAIN_PGA2V[3:0]	7:4	DBB PGA2_V gain setting See Table 6.	g high byte.
	VIF_GAIN_PGA2S[3:0]	3:0	DBB PGA2_S gain setting See Table 6.	g low byte.
0Eh	REG141D	7:0	Default : 0x00	Access : RO
(141Dh)	-	7	Reserved.	•
	VIF_CAL_FINISH	6	VCO Calibration Finish.	
	VIF_STOPCAL_TUNE	5	LPF calibration finished f	

VIF_RF Re	egister (Bank = 14)			
Index (Absolute)	Mnemonic	Bit	Description	
			1: Finished (disbale LPF to 0: Under LPF calibrating.	ıning circuit clock).
	VIF_FCODE_OUT[4:0]	4:0	LPF cap bank calibration o	output code.
0Fh	REG141E	7:0	Default : 0x00	Access : RO
(141Eh)	VIF_CAL_GAP[7:0]	7:0	VIF VCO Calibration gap.	<del>-</del>
L0h	REG1420	7:0	Default : 0x03	Access : R/W
1420h)	-	7:2	Reserved.	
	VSYNC_VD_POLARITY	1	It respects to the vsync poactive; 1=high active.	plarity from VD; 0=low
	VSYNC_VD_MASK	0	1=mask vsync from VD.	
10h ~ 14h	-	7:0	Default : -	Access : -
(1421h ~ 1428h)	- Motor Confid	Jan	Reserved.	
20h	REG1440 Stal COIIII	7:0	Default : 0x0B	Access : R/W
F	- for 深圳市県	77:5	Reserved.	
	CLAMPGAIN_STATUS_FREEZE	4	1=freeze clampgain status	5.
	CLAMPGAIN_SEL NAI USE	(3)	1=clamp select porch 0=clamp select sync botto	om.
	CLAMPGAIN_ENABLE	2	1=clampgain enable.	
	CLAMPGAIN_BYPASS	1	1=clampgain bypass.	
	CLAMPGAIN_RSTZ	0	0=clampgain reset.	
21h	REG1442	7:0	Default : 0x00	Access : R/W
(1442h)	CLAMPGAIN_REF[7:0]	7:0	Porch or syncbottom refer	ence level.
21h	REG1443	7:0	Default : 0x00	Access : R/W
(1443h)	CLAMPGAIN_SYNCHEIGHT_REF[7: 0]	7:0	Syncheight reference level	l.
22h	REG1444	7:0	Default : 0x00	Access : R/W
1444h)	-	7	Reserved.	
	CLAMPGAIN_KG[2:0]	6:4	Gain loop filter parameter	1~7->2^-3~2^-9.
	-	3	Reserved.	
	CLAMPGAIN_KC[2:0]	2:0	Clamp loop filter paramete	er 1~7->2^-3~2^-9.
22h	REG1445	7:0	Default : 0x00	Access : R/W
1445h)	-	7:2	Reserved.	
	CLAMPGAIN_GAIN_OVERWRITE	1	1=gain override enable.	

Index (Absolute)	Mnemonic	Bit	Description	
	CLAMPGAIN_CLAMP_OVERWRITE	0	1=clamp override enabl	e.
23h	REG1446	7:0	Default : 0x00	Access : R/W
1446h)	CLAMPGAIN_CLAMP_VALUE[7:0]	7:0	Clamp override value(do	ouble load).
23h	REG1447	7:0	Default : 0x00	Access : R/W
1447h)	-	7:3	Reserved.	
	CLAMPGAIN_CLAMP_VALUE[10:8]	2:0	See description of '1446	<u>h'.</u>
24h	REG1448	7:0	Default : 0x00	Access: R/W
1448h)	CLAMPGAIN_GAIN_VALUE[7:0]	7:0	Gain override value(dou	ble load).
24h	REG1449	7:0	Default : 0x00	Access : R/W
(1449h)	-	7:3	Reserved.	
	CLAMPGAIN_GAIN_VALUE[10:8]	2:0	See description of '1448	h'
25h	REG144A	7:0	Default : 0x80	Access : R/W
144Ah)	CLAMPGAIN_CLAMP_MIN[7:0]	7:0	Clamp min.	
25h	REG144B r 深圳市具	7:0	Default : 0x7F = //	Access : R/W
(144Bh)	CLAMPGAIN_CLAMP_MAX[7:0]	7:0	Clamp max.	·
26h	REG1440ternal Use	7:0	Default : 0x40	Access : R/W
144Ch)	CLAMPGAIN_GAIN_MIN[7:0]	7:0	Gain min.	
26h	REG144D	7:0	Default : 0xFF	Access : R/W
144Dh)	CLAMPGAIN_GAIN_MAX[7:0]	7:0	Gain max.	
27h	REG144E	7:0	Default : 0x00	Access: R/W
144Eh)	-	7	Reserved.	
	CLAMPGAIN_SYNCBOTTOM_OFFSE T[6:0]	6:0	Sync bottom offset.	
27h	REG144F	7:0	Default : 0x00	Access: R/W
(144Fh)	-	7:3	Reserved.	
	CLAMPGAIN_RATIO[2:0]	2:0	Update ratio.	
28h	REG1450	7:0	Default : 0x00	Access : R/W
(1450h)	CLAMPGAIN_SYNCBOTTOM_CNT[7:0]	7:0	Sync bottom counter ma	ax(double load).
28h	REG1451	7:0	Default : 0x00	Access : R/W
(1451h)	-	7:4	Reserved.	
	CLAMPGAIN_SYNCBOTTOM_CNT[1 1:8]	3:0	See description of '1450	h'.
			I.	

Index (Absolute)	Mnemonic	Bit	Description	
29h	REG1452	7:0	Default : 0xF8	Access : R/W
(1452h)	CLAMPGAIN_PORCH_CNT[7:0]	7:0	Porch counter max(double	load).
29h	REG1453	7:0	Default: 0x00	Access : R/W
(1453h)	-	7:1	Reserved.	
	CLAMPGAIN_PORCH_CNT[8]	0	See description of '1452h'.	
2Ah	REG1454	7:0	Default: 0x00	Access : RO
(1454h)	CLAMPGAIN_PEAK_MEAN[7:0]	7:0	Peak mean.	
2Ah	REG1455	7:0	Default: 0x00	Access : RO
(1455h)	CLAMPGAIN_PEAK_MEAN[15:8]	7:0	See description of '1454h'.	
2Bh	REG1456	7:0	Default : 0x00	Access : RO
(1456h)	CLAMPGAIN_SYNCBOTTOM_MEAN[ 7:0]	7:0	Sync bottom mean.	
2Bh	REG1457 Star Confid	7:0	Default : 0x00	Access : RO
CLAMPGAIN_SYNCBOTTOM_MEAN[ 7:0 See description of 14		See description of 1456h':	司	
2Ch	REG1458 ternal     Co	7:0	Default : 0x00	Access : RO
(1458h)	CLAMPGAIN_PORCH_MEAN[7:0]	7:0	Porch mean.	
2Ch	REG1459	7:0	Default : 0x00	Access : RO
(1459h)	CLAMPGAIN_PORCH_MEAN[15:8]	7:0	See description of '1458h'.	
2Dh	REG145A	7:0	Default : 0x00	Access : RO
(145Ah)	CLAMPGAIN_CLAMP[7:0]	7:0	Clamp.	
2Dh	REG145B	7:0	Default : 0x00	Access : RO
(145Bh)	CLAMPGAIN_CLAMP[15:8]	7:0	See description of '145Ah'.	1
2Eh	REG145C	7:0	Default : 0x00	Access : RO
(145Ch)	CLAMPGAIN_GAIN[7:0]	7:0	Gain.	
2Eh	REG145D	7:0	Default : 0x00	Access : RO
(145Dh)	CLAMPGAIN_GAIN[15:8]	7:0	See description of '145Ch'.	
10h	REG1480	7:0	Default : 0x05	Access : R/W
(1480h)	-	7:5	Reserved.	
	VSYNC_DET_DATAIN_SEL	4	0: Vsync detector in from 0 1: vsync detector in from 0	
	VSYNC_LPF_SEL[1:0]	3:2	Lpf leaky factor select -> 2^-10~2^-13.	(

VIF_RF Re	VIF_RF Register (Bank = 14)				
Index (Absolute)	Mnemonic	Bit	Description		
	VSYNC_ENABLE	1	1=vsync detector enable.		
	VSYNC_RSTZ	0	0=vsync detector reset.		
41h	REG1482	7:0	Default : 0x00	Access : R/W	
(1482h)	VSYNC_OFFSET[7:0]	7:0	Vsync offset.		
41h	REG1483	7:0	Default : 0xFF	Access : R/W	
(1483h)	VSYNC_CNT[7:0]	7:0	Number of samples to calcu	ulate vsync.	
42h	REG1484	7:0	Default : 0x40	Access : R/W	
(1484h)	VSYNC_VSYNC_CNT[7:0]	7:0	Counter used to calculate v	sync.	
42h	REG1485	7:0	Default : 0x80	Access : R/W	
(1485h)	VSYNC_BYPASS_CNT[7:0]	7:0	Counter used to bypass det	tecting two minimum.	
43h	REG1486	7:0	Default : 0x00	Access : RO	
(1486h)	VSYN_MIN_CNT[7:0]	7:0	Minimum point counter value.		
55h ~ 7Ah	- Mstar Confid	7:0	Default : -		
(14Aah ~ 14F4h)	for 深圳市鼎	科	Reserved有限公司	<u> </u>	

**Internal Use Only** 

## DBB1 Register (Bank = 15)

DBB1 Reg	gister (Bank = 15)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG1500	7:0	Default : 0x7F	Access : R/W	
(1500h)	-	7	Reserved.		
	ADAGC_SOFT_RSTZ	6	AAGC software reset (low act	tive).	
	AAGC_SOFT_RSTZ	5	AAGC software reset (low act	tive).	
	VDAGC2_SOFT_RSTZ	AGC2_SOFT_RSTZ 4 VDAGC2 software reset (low			
	VDAGC1_SOFT_RSTZ	3	VDAGC1 software reset (low	active).	
	VAGC_SOFT_RSTZ	2	VAGC software reset (low act	tive).	
	FILTER_SOFT_RSTZ	1	Filter software reset (low act	ive).	
	AFC_SOFT_RSTZ	0	AFC software reset (low activ	/e).	
01h	REG1502	7:0	Default : 0x00	Access : R/W	
(1502h)	-	7:4	Reserved.		
	MODULATION_TYPE[3:0]	3:0C	Bit[0]: filter modulation type		
	for 深圳市	鼎	bit[1]: VAGC modulation type bit[2]: VDAGC1 modulation t		
	Internal U	Jse	bit[3]: VDAGC2 modulation to negative modulation	ype	
			1: positive modulation.		
02h (1504h)	REG1504	7:0	Default : 0x00	Access : R/W	
(150411)	-	7:2	Reserved.		
	AUDIO_BYPASS[1:0]	1:0	00: Normal audio path mode 01: Bypass audio mixer input		
			10: Bypass audio mixer outp		
			11: Normal audio path mode		
03h ~ 07h	-	7:0	Default : -	Access : -	
(1506h ~ 150Fh)	-	-	Reserved.		
0Ah	REG1514	7:0	Default : 0x00	Access : R/W	
(1514h)	-	7:4	Reserved.		
	CR_DL_A[3:0]	3:0	(user-added) audio delay.  Delay = delay_a*8.  {4}.		
0Ah	REG1515	7:0	Default : 0x00	Access : R/W	
(1515h)	-	7:6	Reserved.	·	

DBB1 Reg	gister (Bank = 15)				
Index (Absolute)	Mnemonic	Bit	Description		
	CR_F_OFFSET[5:0]	5:0	(user-added) frequency offset (6,0).	et.	
0Bh	REG1516	7:0	Default : 0xFF	Access : R/W	
(1516h)	CR_PD_ERR_MAX[7:0]	7:0	Maximum phase error (absol <14,15>. (double load).	ute value).	
0Bh	REG1517	7:0	Default : 0x3F	Access : R/W	
(1517h)	-	7:6	Reserved.		
	CR_PD_ERR_MAX[13:8]	5:0	See description of '1516h'.		
0Ch	REG1518	7:0	Default : 0x00	Access : R/W	
(1518h)	CR_PD_KL[7:0]	7:0	Scaling factor for hard limiter. <14,15>. (double load).		
0Ch	REG1519VISTAR CO	7:0C	Default: 0x00	Access : R/W	
(1519h)	- for :空 111 id	7:6	Reserved. \ / 右阳//	<b>小司</b>	
	CR_PD_KL[13:8]	5:0	See description of '1518h'.		
	REG151Anternal	5:0	Default 1/0x00	Access : R/W	
(151Ah)	CR_ANCO_NOTCH_A1[7:0]	7:0	Notch filter (denominator) co <12,22>. (double load).	pefficient.	
0Dh	REG151B	7:0	Default : 0x00	Access : R/W	
(151Bh)	-	7:4	Reserved.		
	CR_ANCO_NOTCH_A1[11:8]	3:0	See description of '151Ah'.		
0Eh	REG151C	7:0	Default : 0x00	Access : R/W	
(151Ch)	CR_ANCO_NOTCH_A2[7:0]	7:0	Notch filter (denominator) co <12,22>.(double load).	pefficient.	
0Eh	REG151D	7:0	Default : 0x00	Access : R/W	
(151Dh)	-	7:4	Reserved.		
	CR_ANCO_NOTCH_A2[11:8]	3:0	See description of '151Ch'.		
0Fh	REG151E	7:0	Default : 0x00	Access : R/W	
(151Eh)	CR_ANCO_NOTCH_B1[7:0]	7:0	Notch filter (denominator) co <12,22>. (double load).	pefficient.	
0Fh	REG151F	7:0	Default : 0x00	Access : R/W	

DBB1 Reg	gister (Bank = 15)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	7:4	Reserved.		
	CR_ANCO_NOTCH_B1[11:8]	3:0	See description of '151Eh'.		
10h	REG1520	7:0	Default : 0x7E	Access : R/W	
(1520h)	CR_PD_LIMITER	7	Hard limiter.  0: No hard limier.  1: Hard limiter.		
	CR_K_SEL	6	Loop parameter select.  0: Kp1, ki1, kf1, kp2, ki2, kf2  1: Kp, ki, kf.		
	-	5	Reserved.		
	CR_LPF_SEL	4	LPF select. 0: LPF1. 1: LPF2.		
	CR_VNCO_INSTAL CO	nfic	Output inversion.		
(	for 深圳市	1鼎7	0: Not invert output. 1: Invert output based on in-phase component.		
	for 深圳市 CR_PD_Xinternal U	Jse	(cordic). 0: Lock 0 degree. 1: Lock 0 or 180 degree.		
	CR_PD_MODE	1	0: Imaginary party. 1: Cordic.		
	CR_ANCO_SEL	0	Audio nco select. 0: Nco_ff. 1: Nco_ff_a.		
11h	REG1522	7:0	Default : 0x00	Access : R/W	
(1522h)	CR_KI_SW[3:0]	7:4	Loop filter integral coefficient. 0 -> 0. 1~11 -> 2^-12 ~ 2^-22. 12~15 -> 0.		
	CR_KP_SW[3:0]	3:0	Loop filter proportional coefficient. $0 \rightarrow 0$ . $1 \sim 11 \rightarrow 2^{2} \sim 2^{12}$ . $12 \sim 15 \rightarrow 0$ .		
11h	REG1523	7:0	Default : 0x00	Access : R/W	
(1523h)	-	7:4	Reserved.		
	CR_KF_SW[3:0]	3:0	Loop filter frequency coefficient	ent.	

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
			0 -> 0. 1~11 -> 2^-8 ~ 2^-18. 12~15 -> 0.	
12h	REG1524	7:0	Default : 0x00	Access : R/W
(1524h)	CR_RATE[7:0]	7:0	Rate = Fc/(Fs/2) + f_offset. Fs: Sampling frequency. Fc: Carrier frequency. <21,22> (double load).	
12h	REG1525	7:0	Default : 0x00	Access : R/W
(1525h)	CR_RATE[15:8]	7:0	See description of '1524h'.	
13h	REG1526	7:0	Default : 0x00	Access : R/W
(1526h)	-	7:5	Reserved.	
	CR_RATE[20:16]	4:0	See description of '1524h'.	
(4 E20k)	REG1528VISTAL CO	7:00	Default: 0x43	Access : R/W
	CR_KI1_fW[3:0])深圳门	5驇	Loop filter integral coefficient 0 -> 0.	公司
	Internal U	Jse	1~11 > 2^-12 ~ 2^-22. 12~15 -> 0.	
	CR_KP1_HW[3:0]	3:0	Loop filter proportional coefficients $0 \rightarrow 0$ . $1 \sim 11 \rightarrow 2^{2} \sim 2^{12}$ . $12 \sim 15 \rightarrow 0$ .	cient.
14h	REG1529	7:0	Default : 0x08	Access : R/W
(1529h)	-	7:4	Reserved.	
	CR_KF1_HW[3:0]	3:0		
15h	REG152A	7:0	Default : 0x64	Access : R/W
(152Ah) CR_KI2_HW[3:0]		7:4	Loop filter integral coefficient 0 -> 0. 1~11 -> 2^-12 ~ 2^-22. 12~15 -> 0.	
	CR_KP2_HW[3:0]	3:0	Loop filter proportional coefficients $0 \rightarrow 0$ . $1 \sim 11 \rightarrow 2^{2} \sim 2^{12}$ .	cient.

DBB1 Re	gister (Bank = 15)				
Index (Absolute)	Mnemonic	Bit	Description		
			12~15 -> 0.		
15h	REG152B	7:0	Default : 0x00	Access : R/W	
(152Bh)	-	7:4	Reserved.		
	CR_KF2_HW[3:0]	3:0	Loop filter frequency coeffice $0 \rightarrow 0$ . $1 \sim 11 \rightarrow 2^{-8} \sim 2^{-18}$ . $12 \sim 15 \rightarrow 0$ .	cient.	
16h	REG152C	7:0	Default : 0x40	Access : R/W	
(152Ch)	CR_LOCK_TH[7:0]	7:0	Lock threshold. <10,10>. (double load).		
16h	REG152D	7:0	Default : 0x00	Access : R/W	
(152Dh)	CR_LOCK_TH[15:8]	7:0	See description of '152Ch'.		
17h	REG152EVISTAL CO	L-TIOC	Default : 0x60	Access : R/W	
(152Eh)	Internal L	「鼎 Jse	Frequency offset estimation Foe_scale_factor = (Fs/2)/( Fs: Sampling frequency. F_step: Tuner frequency ste 62.5 KHz, 50 KHz. (12,-2). (double load).	F_step/4).	
17h	REG152F	7:0	Default : 0x03	Access : R/W	
(152Fh)	-	7:4	Reserved.		
	CR_FOE_SCAL_FACTOR[11:8]	3:0	See description of '152Eh'.		
18h (1530h)	REG1530	7:0	Default: 0x00	Access : R/W	
(1530h)	CR_LOCK_NUM[7:0]	7:0	Lock number. <20,0>. (double load).		
18h	REG1531	7:0	Default : 0x80	Access : R/W	
(1531h)	CR_LOCK_NUM[15:8]	7:0	See description of '1530h'.		
19h	REG1532	7:0	Default : 0x00	Access : R/W	
(1532h)	-	7:4	Reserved.		
	CR_LOCK_NUM[19:16]	3:0	See description of '1530h'.		
1Ah	REG1534	7:0	Default : 0x40	Access : R/W	
(1534h)	CR_UNLOCK_NUM[7:0]	7:0	Unlock number.		

DBB1 Reg	gister (Bank = 15)				
Index (Absolute)	Mnemonic	Bit	Description		
			<20,0>. (double load).		
1Ah	REG1535	7:0	Default : 0x00	Access : R/W	
(1535h)	CR_UNLOCK_NUM[15:8]	7:0	See description of '1534h'.		
1Bh	REG1536	7:0	Default : 0x00	Access : R/W	
(1536h)	-	7:4	Reserved.		
	CR_UNLOCK_NUM[19:16]	3:0	See description of '1534h'.		
1Ch	REG1538	7:0	Default : 0x00	Access : RO	
(1538h)	CR_FOE[7:0]	7:0	Frequency offset estimation.		
			(8,0).	T	
1Ch	REG1539	7:0	Default : 0x00	Access : RO	
(1539h)	-	7:1	Reserved.		
	for 深圳	nfic f 県	Lock status. 0: Unlock. 1: Lock \ \ / 有限/	<b>公司</b>	
1Dh	REG153A	<del>- 710</del> - 7:0	Default : 0x00	Access : RO	
(153Ah)	CR_LOCK_LEAKY_FF_I[7:0]	<b>15</b> 8	(in-phase) lock leaky integrator flip-flop. (16,16).		
1Dh	REG153B	7:0	Default : 0x00	Access : RO	
(153Bh)	CR_LOCK_LEAKY_FF_I[15:8]	7:0	See description of '153Ah'.		
1Eh	REG153C	7:0	Default : 0x00	Access : RO	
(153Ch)	CR_LOCK_LEAKY_FF_Q[7:0]	7:0	(quadrature) lock leaky integ (16,16).	grator flip-flop.	
1Eh	REG153D	7:0	Default: 0x00	Access : RO	
(153Dh)	CR_LOCK_LEAKY_FF_Q[15:8]	7:0	See description of '153Ch'.		
1Fh	REG153E	7:0	Default : 0x00	Access : R/W	
(153Eh)	CR_ANCO_NOTCH2_A1[7:0]	7:0	Notch filter (denominator) coefficient. <12,22>. (double load).		
1Fh	REG153F	7:0	Default : 0x00	Access : R/W	
(153Fh)	-	7:4	Reserved.		
	CR_ANCO_NOTCH2_A1[11:8]	3:0	See description of '153Eh'.		
20h	REG1540	7:0	Default : 0x00	Access : R/W	
(1540h)	CR_ANCO_NOTCH2_A2[7:0]	7:0	Notch filter (denominator) co	oofficient	

DBB1 Reg	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
			<12,22>. (double load).	
20h	REG1541	7:0	Default : 0x00	Access : R/W
(1541h)	-	7:4	Reserved.	
	CR_ANCO_NOTCH2_A2[11:8]	3:0	See description of '1540h'.	
21h	REG1542	7:0	Default : 0x00	Access : R/W
(1542h)	CR_ANCO_NOTCH2_B1[7:0]	7:0	Notch filter (denominator) co <12,22>. (double load).	pefficient.
21h	REG1543	7:0	Default : 0x00	Access : R/W
(1543h)	-	7:4	Reserved.	
	CR_ANCO_NOTCH2_B1[11:8]	TCH2_B1[11:8] 3:0 See description of '15		
22h ~ 40h	- Metar Co	7:0	Default :-	Access : -
(1544h ~	· Matal OO		Reserved.	\ =
1581h) 41h	TOF 深圳日 REG1582	7:0	Default: 0x10	Access : R/W
(1582h)	DC_C[7:0]nternal U	<b>7.0</b>	Coefficient of DC_Notch on v	· · · · · · · · · · · · · · · · · · ·
41h	REG1583	7:0	Default : 0x10	Access : R/W
(1583h)	A_DC_C[7:0]	7:0	Coefficient of A_DC_Notch o	<u> </u>
42h	REG1584	7:0	Default : 0x1F	Access : R/W
(1584h)	N_A1_C0[7:0]	7:0	Coefficient of Notch_A1 on v	<u>-</u>
42h	REG1585	7:0	Default : 0x03	Access : R/W
(1585h)	-	7:3	Reserved.	,
	N_A1_C0[10:8]	2:0	See description of '1584h'.	
43h	REG1586	7:0	Default : 0x3C	Access : R/W
(1586h)	N_A1_C1[7:0]	7:0	Coefficient of Notch_A1 on v	ideo path(double load).
43h	REG1587	7:0	Default : 0x06	Access : R/W
(1587h)	-	7:3	Reserved.	
	N_A1_C1[10:8]	2:0	See description of '1586h'.	
44h	REG1588	7:0	Default : 0xAE	Access : R/W
(1588h)	N_A1_C2[7:0]	7:0	Coefficient of Notch_A1 on v	ideo path(double load).
44h	REG1589	7:0	Default : 0x04	Access : R/W
(1589h)	-	7:3	Reserved.	-

DBB1 Reg	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	N_A1_C2[10:8]	2:0	See description of '1588h'.	
45h	REG158A	7:0	Default : 0x99	Access : R/W
(158Ah)	N_A2_C0[7:0]	7:0	Coefficient of Notch_A2 on vi	deo path(double load).
45h	REG158B	7:0	Default : 0x03	Access : R/W
(158Bh)	-	7:3	Reserved.	
	N_A2_C0[10:8]	2:0	See description of '158Ah'.	
46h	REG158C	7:0	Default : 0x3C	Access : R/W
(158Ch)	N_A2_C1[7:0]	7:0	Coefficient of Notch_A2 on vi	deo path(double load).
46h	REG158D	7:0	Default : 0x06	Access : R/W
(158Dh)	-	7:3	Reserved.	
	N_A2_C1[10:8]	2:0	See description of '158Ch'.	
47h	REG158E	7:0	Default : 0x2D	Access : R/W
(158Eh)	N_A2_C2[7:0]Star CC	17:0C	Coefficient of Notch_A2 on vi	deo path(double load).
47h (158Fh)	REG158For 之空十川 岩	7:0	Default: 0x04年7日 //	Access : R/W
	-	7:3	Reserved.	Z PJ
	N_A2_C2[10]8]ernal	2:0	See description of '158Eh'.	
48h	REG1590	7:0	Default : 0xA7	Access : R/W
(1590h)	AN_C0[7:0]	7:0	Coefficient of A_NOTCH on a	udio path(double load).
48h	REG1591	7:0	Default : 0x00	Access : R/W
(1591h)	-	7:3	Reserved.	
	AN_C0[10:8]	2:0	See description of '1590h'.	
49h	REG1592	7:0	Default : 0x3C	Access : R/W
(1592h)	AN_C1[7:0]	7:0	Coefficient of A_NOTCH on a	udio path(double load).
49h	REG1593	7:0	Default : 0x06	Access : R/W
(1593h)	-	7:3	Reserved.	
	AN_C1[10:8]	2:0	See description of '1592h'.	
4Ah	REG1594	7:0	Default : 0x4F	Access : R/W
(1594h)	AN_C2[7:0]	7:0	Coefficient of A_NOTCH on a	udio path(double load).
4Ah	REG1595	7:0	Default : 0x07	Access : R/W
(1595h)	-	7:3	Reserved.	
	AN_C2[10:8]	2:0	See description of '1594h'.	
4Bh	REG1596	7:0	Default : 0x00	Access : R/W

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	GDE_C0[7:0]	7:0	Coefficient of sos11(double lo	oad).
4Bh	REG1597	7:0	Default : 0x00	Access : R/W
(1597h)	-	7:3	Reserved.	
	GDE_C0[10:8]	2:0	See description of '1596h'.	
4Ch	REG1598	7:0	Default : 0x00	Access : R/W
(1598h)	GDE_C1[7:0]	7:0	Coefficient of sos11(double lo	oad).
4Ch	REG1599	7:0	Default : 0x00	Access : R/W
(1599h)	-	7:3	Reserved.	
	GDE_C1[10:8]	2:0	See description of '1598h'.	
4Dh	REG159A	7:0	Default : 0x00	Access : R/W
(159Ah)	GDE_C2[7:0]	7:0	Coefficient of sos11(double lo	oad).
4Dh	REG159B	7:0	Default : 0x00	Access : R/W
(159Bh)	- Mstar Co	<b>17/3C</b>	Reserved	
	GDE_C2[10:8]	2:0	See description of '159Ah'./	\ <u></u>
	REG159C	7:0	Default : 0x00	Access : R/W
(159Ch)	GDE_C3[7:0] terna	<b>J</b> 30	Coefficient of sos11(double lo	oad).
4Eh	REG159D	7:0	Default : 0x00	Access : R/W
(159Dh)	-	7:3	Reserved.	
	GDE_C3[10:8]	2:0	See description of '159Ch'.	
4Fh	REG159E	7:0	Default : 0x00	Access : R/W
(159Eh)	GDE_C4[7:0]	7:0	Coefficient of sos11(double lo	oad).
4Fh	REG159F	7:0	Default : 0x00	Access : R/W
(159Fh)	-	7:3	Reserved.	
	GDE_C4[10:8]	2:0	See description of '159Eh'.	
50h	REG15A0	7:0	Default : 0x00	Access : R/W
(15A0h)	GDE_C5[7:0]	7:0	Coefficient of sos12(double lo	oad).
50h	REG15A1	7:0	Default : 0x00	Access : R/W
(15A1h)	-	7:3	Reserved.	
	GDE_C5[10:8]	2:0	See description of '15A0h'.	
51h	REG15A2	7:0	Default : 0x00	Access : R/W
(15A2h)	GDE_C6[7:0]	7:0	Coefficient of sos12(double lo	oad).
51h	REG15A3	7:0	Default : 0x00	Access : R/W

DBB1 Reg	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	GDE_C6[10:8]	2:0	See description of '15A2h'.	
52h	REG15A4	7:0	Default : 0x00	Access : R/W
(15A4h)	GDE_C7[7:0]	7:0	Coefficient of sos12(double le	oad).
52h	REG15A5	7:0	Default : 0x00	Access : R/W
(15A5h)	-	7:3	Reserved.	•
	GDE_C7[10:8]	2:0	See description of '15A4h'.	
53h	REG15A6	7:0	Default : 0x9B	Access : R/W
(15A6h)	N_A3_C0[7:0]	7:0	Coefficient of Notch_A3 on v	ideo path(double load).
53h	REG15A7	7:0	Default : 0x02	Access : R/W
(15A7h)	-	7:3	Reserved.	•
	N_A3_C0[10:8]	2:0	See description of '15A6h'.	
54h	REG15A8VISTAR CO	17:0C	Default :0x3C	Access : R/W
(15A8h)	N_A3_C1[7:0]-	7:0	Coefficient of Notch_A3 on video path(double load).	
	REG15A9	7:0	Default : 0x06	Access : R/W
	<ul> <li>Internal l</li> </ul>	J3:8	Reserved./	
	N_A3_C1[10:8]	2:0	See description of '15A8h'.	
55h	REG15AA	7:0	Default : 0x3A	Access : R/W
(15AAh)	N_A3_C2[7:0]	7:0	Coefficient of Notch_A3 on v	ideo path(double load).
55h	REG15AB	7:0	Default : 0x05	Access : R/W
(15ABh)	-	7:3	Reserved.	
	N_A3_C2[10:8]	2:0	See description of '15AAh'.	
56h	REG15AC	7:0	Default : 0x83	Access : R/W
(15ACh)	N_A4_C0[7:0]	7:0	Coefficient of Notch_A4 on v	ideo path(double load).
56h	REG15AD	7:0	Default : 0x02	Access : R/W
(15ADh)	-	7:3	Reserved.	•
	N_A4_C0[10:8]	2:0	See description of '15ACh'.	
57h	REG15AE	7:0	Default : 0x3C	Access : R/W
(15AEh)	N_A4_C1[7:0]	7:0	Coefficient of Notch_A4 on v	ideo path(double load).
57h	REG15AF	7:0	Default : 0x06	Access : R/W
(15AFh)	-	7:3	Reserved.	•
	N_A4_C1[10:8]	2:0	See description of '15AEh'.	

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
58h	REG15B0	7:0	Default : 0x54	Access : R/W
(15B0h)	N_A4_C2[7:0]	7:0	Coefficient of Notch_A4 on	video path(double load).
58h	REG15B1	7:0	Default : 0x05	Access : R/W
(15B1h)	_	7:3	Reserved.	
	N_A4_C2[10:8]	2:0	See description of '15B0h'.	
59h	REG15B2	7:0	Default : 0x00	Access : R/W
(15B2h)	SOS12_C3[7:0]	7:0	Coefficient of sos12(double	e load).
59h	REG15B3	7:0	Default : 0x00	Access : R/W
(15B3h)	<b>15B3h)</b> _ 7:3		Reserved.	
	SOS12_C3[10:8]	2:0	See description of '15B2h'.	
5Ah	REG15B4	7:0	Default : 0x00	Access : R/W
(15B4h)	SOS12_C4[7:0]	7:0	Coefficient of sos12(double load).	
5Ah	REG15BSVISTAR CO	PidC	Default :0x00	Access : R/W
(15B5h)	- for 空圳a	7.3	Reserved. // 左 作	小司
	SOS12_C4[10:8]	2:0	See description of '15B4h'.	A FJ
	REG15B6Nternal	7:0	Default : 0x00	Access : R/W
(15B6h)	SOS21_C0[7:0]	7:0	Coefficient of sos21(double	e load).
5Bh	REG15B7	7:0	Default: 0x00	Access : R/W
(15B7h)	-	7:3	Reserved.	
	SOS21_C0[10:8]	2:0	See description of '15B6h'.	
5Ch	REG15B8	7:0	Default: 0x00	Access : R/W
(15B8h)	SOS21_C1[7:0]	7:0	Coefficient of sos21(double	e load).
5Ch	REG15B9	7:0	Default : 0x00	Access : R/W
(15B9h)	-	7:3	Reserved.	
	SOS21_C1[10:8]	2:0	See description of '15B8h'.	
5Dh	REG15BA	7:0	Default : 0x00	Access : R/W
(15BAh)	SOS21_C2[7:0]	7:0	Coefficient of sos21(double	e load).
5Dh	REG15BB	7:0	Default : 0x00	Access : R/W
(15BBh)	-	7:3	Reserved.	
	SOS21_C2[10:8]	2:0	See description of '15BAh'.	
5Eh	REG15BC	7:0	Default : 0x00	Access : R/W
(15BCh)	SOS21_C3[7:0]	7:0	Coefficient of sos21(double	e load).

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
5Eh	REG15BD	7:0	Default : 0x00	Access : R/W
(15BDh)	-	7:3	Reserved.	
	SOS21_C3[10:8]	2:0	See description of '15BCh'.	
5Fh	REG15BE	7:0	Default : 0x00	Access : R/W
(15BEh)	SOS21_C4[7:0]	7:0	Coefficient of sos21(double le	oad).
5Fh	REG15BF	7:0	Default : 0x00	Access: R/W
(15BFh)	-	7:3	Reserved.	
	SOS21_C4[10:8]	2:0	See description of '15BEh'.	
60h	REG15C0	7:0	Default : 0x00	Access : R/W
(15C0h)	SOS22_C0[7:0]	7:0	Coefficient of sos22(double le	oad).
60h	REG15C1	7:0	Default : 0x00	Access : R/W
(15C1h)	-	7:3	Reserved.	
	sos22_c0[10:8]tar C0	<u> </u>	See description of '15C0h'.	
(45001)	REG15C20r 字字十川 =	7:0	Default: 0x00年 7日 /	Access : R/W
	SOS22_C1[7:0]	7:0	Coefficient of sos22(double le	oad).
61h	REG15C3Nternal	<b>7:0</b>	Default : 0x00	Access: R/W
(15C3h)	-	7:3	Reserved.	
	SOS22_C1[10:8]	2:0	See description of '15C2h'.	
62h	REG15C4	7:0	Default : 0x00	Access: R/W
(15C4h)	SOS22_C2[7:0]	7:0	Coefficient of sos22(double le	oad).
62h	REG15C5	7:0	Default : 0x00	Access: R/W
(15C5h)	-	7:3	Reserved.	
	SOS22_C2[10:8]	2:0	See description of '15C4h'.	I
63h	REG15C6	7:0	Default : 0x00	Access: R/W
(15C6h)	SOS22_C3[7:0]	7:0	Coefficient of sos22(double le	oad).
63h	REG15C7	7:0	Default : 0x00	Access : R/W
(15C7h)	-	7:3	Reserved.	
	SOS22_C3[10:8]	2:0	See description of '15C6h'.	
64h	REG15C8	7:0	Default : 0x00	Access : R/W
(15C8h)	SOS22_C4[7:0]	7:0	_b4tob0.	
64h	REG15C9	7:0	Default : 0x00	Access : R/W
(15C9h)	-	7:3	Reserved.	

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	SOS22_C4[10:8]	2:0	See description of '15C8h'.	
65h	REG15CA	7:0	Default: 0x00	Access : R/W
(15CAh)	SOS31_C0[7:0]	7:0	Coefficient of sos31(double lo	oad).
65h	REG15CB	7:0	Default: 0x00	Access : R/W
(15CBh)	-	7:3	Reserved.	
	SOS31_C0[10:8]	2:0	See description of '15CAh'.	
66h	REG15CC	7:0	Default : 0x00	Access : R/W
(15CCh)	SOS31_C1[7:0]	7:0	Coefficient of sos31(double lo	oad).
66h	REG15CD	7:0	Default : 0x00	Access : R/W
(15CDh)	-	7:3	Reserved.	
	SOS31_C1[10:8]	2:0	See description of '15CCh'.	
67h	REG15CE	7:0	Default : 0x00	Access : R/W
(15CEh)	sos31_c2[7:0] tar CC	17.10C	coefficient of sos31(double lo	oad).
67h (15CFh)	REG15CFOr 汉十川市	7:0	Default: 0x00	Access : R/W
	-	7:3	Reserved.	Z ⊢J
	SOS31_C2[10:8]	2:0	See description of '15CEh'.	
68h	REG15D0	7:0	Default : 0x00	Access : R/W
(15D0h)	SOS31_C3[7:0]	7:0	Coefficient of sos31(double lo	oad).
68h	REG15D1	7:0	Default : 0x00	Access : R/W
(15D1h)	-	7:3	Reserved.	
	SOS31_C3[10:8]	2:0	See description of '15D0h'.	
69h	REG15D2	7:0	Default : 0x00	Access : R/W
(15D2h)	SOS31_C4[7:0]	7:0	Coefficient of sos31(double lo	oad).
69h	REG15D3	7:0	Default : 0x00	Access : R/W
(15D3h)	-	7:3	Reserved.	
	SOS31_C4[10:8]	2:0	See description of '15D2h'.	
6Ah	REG15D4	7:0	Default : 0x00	Access : R/W
(15D4h)	SOS32_C0[7:0]	7:0	Coefficient of sos32(double lo	oad).
6Ah	REG15D5	7:0	Default : 0x00	Access : R/W
(15D5h)	-	7:3	Reserved.	
	SOS32_C0[10:8]	2:0	See description of '15D4h'.	
6Bh	REG15D6	7:0	Default : 0x00	Access : R/W

DBB1 Reg	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	SOS32_C1[7:0]	7:0	Coefficient of sos32(double lo	oad).
6Bh	REG15D7	7:0	Default : 0x00	Access : R/W
(15D7h)	-	7:3	Reserved.	
	SOS32_C1[10:8]	2:0	See description of '15D6h'.	
6Ch	REG15D8	7:0	Default : 0x00	Access : R/W
(15D8h)	SOS32_C2[7:0]	7:0	Coefficient of sos32(double lo	oad).
6Ch	REG15D9	7:0	Default : 0x00	Access : R/W
(15D9h)	-	7:3	Reserved.	
	SOS32_C2[10:8]	2:0	See description of '15D8h'.	
6Dh	REG15DA	7:0	Default : 0x00	Access : R/W
(15DAh)	SOS32_C3[7:0]	7:0	Coefficient of sos32(double lo	oad).
6Dh	REG15DB	7:0	Default : 0x00	Access : R/W
(15DBh)	<ul> <li>Mstar Co</li> </ul>	<b>17:3C</b>	Reserved	1
Ş	SOS32_C3[10;8] > 1 +     =	2:0	See description of '15DAh'./,	\=
İ	REG15DC	7:0	Default : 0x00	Access : R/W
(15DCh)	sos32_c4[7:0]erna	J3:0	Coefficient of sos32(double lo	oad).
6Eh	REG15DD	7:0	Default : 0x00	Access : R/W
(15DDh)	-	7:3	Reserved.	
	SOS32_C4[10:8]	2:0	See description of '15DCh'.	
6Fh	REG15DE	7:0	Default : 0xF5	Access : R/W
(15DEh)	A_SOS1_C0[7:0]	7:0	Coefficient of a_sos1(double	load).
6Fh	REG15DF	7:0	Default: 0x01	Access : R/W
(15DFh)	-	7:3	Reserved.	
	A_SOS1_C0[10:8]	2:0	See description of '15DEh'.	
70h	REG15E0	7:0	Default : 0x3C	Access : R/W
(15E0h)	A_SOS1_C1[7:0]	7:0	Coefficient of a_sos1(double	load).
70h	REG15E1	7:0	Default : 0x06	Access : R/W
(15E1h)	-	7:3	Reserved.	
	A_SOS1_C1[10:8]	2:0	See description of '15E0h'.	
71h	REG15E2	7:0	Default : 0x00	Access : R/W
(15E2h)	A_SOS1_C2[7:0]	7:0	Coefficient of a_sos1(double	load).
71h	REG15E3	7:0	Default : 0x02	Access : R/W

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	A_SOS1_C2[10:8]	2:0	See description of '15E2h'.	
72h	REG15E4	7:0	Default : 0xEC	Access : R/W
(15E4h)	A_SOS1_C3[7:0]	7:0	Coefficient of a_sos1(double	load).
72h	REG15E5	7:0	Default : 0x05	Access : R/W
(15E5h)	-	7:3	Reserved.	
	A_SOS1_C3[10:8]	2:0	See description of '15E4h'.	
73h	REG15E6	7:0	Default : 0x00	Access : R/W
(15E6h)	A_SOS1_C4[7:0]	7:0	Coefficient of a_sos1(double	load).
73h	REG15E7	7:0	Default : 0x02	Access : R/W
(15E7h)	-	7:3	Reserved.	
	A_SOS1_C4[10:8]	2:0	See description of '15E6h'.	
74h	REG15E8VISTAT CO	17:0C	Default :0x00	Access : R/W
	A_SOS2_ <b>C</b> 0[7;0]	7:0	Coefficient of a_sos2(double	load).
	REG15E9	7:0	Default : 0x00	Access : R/W
(15E9h)	<ul> <li>Internal U</li> </ul>	J <del>3:2</del>	Reserved	
	A_SOS2_C0[10:8]	2:0	See description of '15E8h'.	T
75h	REG15EA	7:0	Default : 0x00	Access : R/W
(15EAh)	A_SOS2_C1[7:0]	7:0	Coefficient of a_sos2(double	load).
75h	REG15EB	7:0	Default : 0x00	Access : R/W
(15EBh)	-	7:3	Reserved.	
	A_SOS2_C1[10:8]	2:0	See description of '15EAh'.	T
76h	REG15EC	7:0	Default : 0x00	Access : R/W
(15ECh)	A_SOS2_C2[7:0]	7:0	Coefficient of a_sos2(double	load).
76h	REG15ED	7:0	Default : 0x00	Access : R/W
(15EDh)	-	7:3	Reserved.	
	A_SOS2_C2[10:8]	2:0	See description of '15ECh'.	T
77h	REG15EE	7:0	Default : 0x00	Access : R/W
(15EEh)	A_SOS2_C3[7:0]	7:0	Coefficient of a_sos2(double	load).
77h	REG15EF	7:0	Default : 0x00	Access : R/W
(15EFh)	-	7:3	Reserved.	
	A_SOS2_C3[10:8]	2:0	See description of '15EEh'.	

DBB1 Re	gister (Bank = 15)			
Index (Absolute)	Mnemonic	Bit	Description	
78h	REG15F0	7:0	Default : 0x00	Access : R/W
(15F0h)	A_SOS2_C4[7:0]	7:0	Coefficient of a_sos2(double	load).
78h	REG15F1	7:0	Default : 0x00	Access : R/W
(15F1h)	-	7:3	Reserved.	
	A_SOS2_C4[10:8]	2:0	See description of '15F0h'.	
79h	REG15F2	7:0	Default : 0x00	Access : R/W
(15F2h)	A_SOS3_C0[7:0]	7:0	Coefficient of a_sos3(double	load).
79h	REG15F3	7:0	Default : 0x00	Access : R/W
(15F3h)	-	7:3	Reserved.	
	A_SOS3_C0[10:8]	2:0	See description of '15F2h'.	
7Ah	REG15F4	7:0	Default : 0x00	Access : R/W
(15F4h)	A_SOS3_C1[7:0]	7:0	Coefficient of a_sos3(double	load).
7Ah	REG15F5VISTAR CO	OPTOC	Default :0x00	Access : R/W
( <b>15F5h)</b>	- for {空刊]	7.3	Reserved. \  \	\ <u></u>
	A_SOS3_C1[10:8]	2:0	See description of '15F4h'.	7 H)
	REG15F6Nterna	<b>U</b> 5:0	Default : 0x00	Access : R/W
(15F6h)	A_SOS3_C2[7:0]	7:0	Coefficient of a_sos3(double load).	
7Bh	REG15F7	7:0	Default : 0x00	Access : R/W
(15F7h)	-	7:3	Reserved.	
	A_SOS3_C2[10:8]	2:0	See description of '15F6h'.	
7Ch	REG15F8	7:0	Default : 0x00	Access : R/W
(15F8h)	A_SOS3_C3[7:0]	7:0	Coefficient of a_sos3(double	load).
7Ch	REG15F9	7:0	Default: 0x00	Access : R/W
(15F9h)	-	7:3	Reserved.	
	A_SOS3_C3[10:8]	2:0	See description of '15F8h'.	
7Dh	REG15FA	7:0	Default : 0x00	Access : R/W
(15FAh)	A_SOS3_C4[7:0]	7:0	Coefficient of a_sos3(double	load).
7Dh	REG15FB	7:0	Default : 0x00	Access : R/W
(15FBh)	-	7:3	Reserved.	
	A_SOS3_C4[10:8]	2:0	See description of '15FAh'.	
7Fh ~ 7Fh	-	7:0	Default : -	
(15FEh ~ 15FFh)	-	-	Reserved.	

## DBB2 Register (Bank = 16)

DBB2 Re	gister (Bank = 16)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG1600	7:0	Default : 0x04	Access : R/W	
(1600h)	VAGC_VSYNC_CTRL[2:0]	7:5	0: PGA1/PGA2 update in and 1: PGA1/PGA2 update in vsy 0: PGA1/PGA2 update in and 1: PGA1/PGA2 update in vsy 0: From vd. 1: From riu 1: High active.	ync blanking. y time.	
	VAGC_GAIN_SLOPE	4	0: Negative gain slope gain slope.	1: positive	
	VAGC_MEAN_SEL[1:0]	3:2	Select mean.		
	Mstar Co	nfic	00: 1 line. 01: 16 line. 1x: 256 line. / 右 []	∕ <b>\</b> =1	
	VAGC_MODE	<del>D 淵</del>	Mode for positive modulation.		
	Internal	Jse	0: Porch.		
	THE STREET		1: Sync height (from VDAGC). Ready.		
	VAGC_ENABLE	0	0: VAGC disable 1: VAGC enable VAGC_ENABLE turn on mus	t after setting ready.	
00h	REG1601	7:0	Default : 0x01	Access : R/W	
(1601h)	-	7:1	Reserved.		
	VAGC_VSYNC_CTRL[3]	0	See description of '1600h'.		
01h	REG1602	7:0	Default : 0x40	Access : R/W	
(1602h)	VAGC_LINE_CNT[7:0]	7:0	Line counter max (double lo	pad).	
01h	REG1603	7:0	Default : 0x00	Access : R/W	
(1603h)	VAGC_LINE_CNT[15:8]	7:0	See description of '1602h'.		
02h	REG1604	7:0	Default : 0xE0	Access: R/W	
(1604h)	VAGC_PORCH_CNT[7:0]	7:0	Porch counter max (double	load).	
02h	REG1605	7:0	Default : 0x00	Access: R/W	
(1605h)	-	7:1	Reserved.		
	VAGC_PORCH_CNT[8]	0	See description of '1604h'.		
03h	REG1606	7:0	Default : 0x00	Access : R/W	

DBB2 Reg	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
	VAGC_PEAK_CNT[7:0]	7:0	Peak counter max (double	load).
03h	REG1607	7:0	Default : 0x0C	Access : R/W
(1607h)	-	7:4	Reserved.	
	VAGC_PEAK_CNT[11:8]	3:0	See description of '1606h'.	
04h	REG1608	7:0	Default : 0x9A	Access: R/W
(1608h)	VAGC_REF[7:0]	7:0	Reference level.	
05h	REG160A	7:0	Default : 0x04	Access : R/W
(160Ah)	-	7:3	Reserved.	
	VAGC_K[2:0]	2:0	Loop filter parameter.  0 -> 0.	
			1~7 -> 2^-2~2^-8.	
05h	REG160B	7:0	Default : 0x00	Access : R/W
(160Bh)	- Mstar Co	nfic	Reserved.	
	VAGC_OFESET[6:0]	6:0	Vagc porch counter offset.	<b>₩</b> =
06h ~ 08h	- 101 /木小川	7:0	Default: FIX	Access : -
(160Ch ~ 1611h)	Internal l	Jse	Reserved.	
09h	REG1612	7:0	Default : 0x00	Access : R/W
(1612h)	-	7:4	Reserved.	
	VAGC_PGA1_MIN[3:0]	3:0	Pga1 min.	
09h	REG1613	7:0	Default : 0x0A	Access: R/W
(1613h)	-	7:4	Reserved.	
	VAGC_PGA1_MAX[3:0]	3:0	Pga1 max.	
0Ah	REG1614	7:0	Default : 0x00	Access : R/W
(1614h)	-	7:5	Reserved.	
	VAGC_PGA2_MIN[4:0]	4:0	Pga2 min.	
0Ah	REG1615	7:0	Default : 0x1F	Access : R/W
(1615h)	-	7:5	Reserved.	
	VAGC_PGA2_MAX[4:0]	4:0	Pga2 max.	
0Bh	REG1616	7:0	Default : 0x00	Access : R/W
(1616h)	VAGC_VGA_MIN[7:0]	7:0	Vga min (double load).	
0Bh	REG1617	7:0	Default : 0x80	Access : R/W
(1617h)	VAGC_VGA_MIN[15:8]	7:0	See description of '1616h'.	

DBB2 Reg	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
0Ch	REG1618	7:0	Default : 0xFF	Access : R/W
(1618h)	VAGC_VGA_MAX[7:0]	7:0	Vga max (double load).	
0Ch	REG1619	7:0	Default : 0x7F	Access : R/W
(1619h)	VAGC_VGA_MAX[15:8]	7:0	See description of '1618h'.	
0Dh ~ 0Eh	-	7:0	Default : -	Access : -
(161Ah ~ 161Dh)	-	-	Reserved.	
10h	REG1620	7:0	Default : 0x00	Access : RO
(1620h)	VAGC_MEAN0[7:0]	7:0	mean: 1 line.	•
11h	REG1622	7:0	Default : 0x00	Access : RO
(1622h)	VAGC_MEAN16[7:0]	7:0	mean: 16 line.	
12h	REG1624	7:0	Default : 0x00	Access : RO
(1624h)	VAGC_MEAN256[7:0]	70	mean: 256 line.	
13h	REG1626	_7; <b>0</b>	Default: 0x00	Access : RO
(1626h)	VAGC_DIFF[7:0] 沐川「		础头业有限的	公司
	reg1627nternal U	<b>7:0</b>	Default: 0x00 Reserved.	Access : RO
	VAGC_DIFF[9:8]	1:0	See description of '1626h'.	
14h	REG1628	7:0	Default : 0x00	Access : RO
(1628h)	VAGC_VGA[7:0]	7:0	Tuner vga value.	
14h	REG1629	7:0	Default : 0x00	Access : RO
(1629h)	VAGC_VGA[15:8]	7:0	See description of '1628h'.	
15h	REG162A	7:0	Default : 0x00	Access : RO
(162Ah)	-	7:4	Reserved.	
	VAGC_PGA1A[3:0]	3:0	PGA1a.	
15h	REG162B	7:0	Default : 0x00	Access : RO
(162Bh)	-	7:5	Reserved.	
	VAGC_PGA2A[4:0]	4:0	PGA2a.	
16h	REG162C	7:0	Default : 0x00	Access : RO
(162Ch)	-	7:4	Reserved.	
	VAGC_PGA1B[3:0]	3:0	PGA1b.	
16h	REG162D	7:0	Default : 0x00	Access : RO
(162Dh)	-	7:5	Reserved.	

DDD2 Re	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
	VAGC_PGA2B[4:0]	4:0	PGA2b.	
17h	REG162E	7:0	Default : 0x00	Access : RO
(162Eh)	-	7:4	Reserved.	
	VAGC_PGA1C[3:0]	3:0	PGA1c.	
L7h	REG162F	7:0	Default : 0x00	Access : RO
(162Fh)	-	7:5	Reserved.	
	VAGC_PGA2C[4:0]	4:0	PGA2c.	
18h ~ 18h	-	7:0	Default : -	Access : -
(1630h ~ l631h)	-	-	Reserved.	
23h	REG1646	7:0	Default : 0x00	Access : R/W
(1646h)	VAGC_VGA_THR[7:0]	7:0	Vga thr (double load).	
23h	REG1647//star Co	7.0 Default : 0x80 Ac		Access : R/W
(1647h)	VAGC_VGA_THR[15:8]	7:0	See description of '1646h'.	\ =
24h ~ 27h	- TOT 深圳「	7:6	Default: 业 有 限 2	Access : -
(1648h ~ L64Fh)	- Internal l	Jse	Reserved.	
2Ch	REG1658	7:0	Default : 0x00	Access : R/W
1658h)	IF_RATE[7:0]	7:0	If_mixer rate <21,22> (doub	ole load).
2Ch	REG1659	7:0	Default : 0x00	Access : R/W
1659h)	IF_RATE[15:8]	7:0	See description of '1658h'.	
2Dh	REG165A	7:0	Default : 0x00	Access : R/W
(165Ah)	-	7:5	Reserved.	
	IF_RATE[20:16]	4:0	See description of '1658h'.	
2Eh	REG165C	7:0	Default : 0x00	Access : R/W
(165Ch)	A_DAGC_SEL	7	1: Input from a_lpf_up, 0: ir	nput from a_sos.
	A_LPF_BG_SEL	6	1: Input from a_bp_ntsc, 0:	input from a_bp_pal.
	ACI_REJ_NTSC_SEL[5:4]	5:4	0: Aci_rej_out	
			1: nyq_slp_out1	
			2: nyq_slp_out2	
		2.2	3: mixer_out_i.	
	A DC EDEEZE	3:2	Reserved.	_
	A_DC_FREEZE	1	Freeze audio dc_notch.	
	V_DC_FREEZE	0	Freeze video dc_notch.	

DBB2 Re	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
2Eh	REG165D	7:0	Default : 0x00	Access : R/W
(165Dh)	-	7:5	Reserved.	
	FILTER_DBG_SEL[12:8]	4:0		
2Fh	REG165E	7:0	Default : 0x00	Access: R/W
(165Eh)	BYPASS_A_SOS1	7		
	BYPASS_A_NOTCH	6		
	BYPASS_CO_A_REJ_NTSC	5		
	BYPASS_CO_A_REJ	4		
	BYPASS_A_SOS_T1	3	Bypass audio sos.	
	BYPASS_A_NOTCH_T1	2	Bypass audio notch.	
	BYPASS_V_SOS_T1	1	Bypass video sos.	
	BYPASS_V_NOTCH_T1	0	Bypass video notch.	
(165Fh)	REG165FVIStar CC	17tdC	Default :0x00	Access: R/W
	- for 深圳F BYPASS A LPF BG	721	Reserved.业有限公	<del>、</del> 司
	BYPASS_2ND_ABP\\ 2	Jse	Only	
30h	REG1660	7:0	Default : 0x00	Access : R/W
(1660h)	V_NOTCH_T1_COEF0[7:0]	7:0	Video notch coefficient (13,1	1) (double load).
30h	REG1661	7:0	Default : 0x00	Access : R/W
(1661h)	-	7:5	Reserved.	
	V_NOTCH_T1_COEF0[12:8]	4:0	See description of '1660h'.	
31h	REG1662	7:0	Default : 0x00	Access : R/W
(1662h)	V_NOTCH_T1_COEF1[7:0]	7:0	Video notch coefficient (13,1	1) (double load).
31h	REG1663	7:0	Default : 0x00	Access : R/W
(1663h)	-	7:5	Reserved.	
	V_NOTCH_T1_COEF1[12:8]	4:0	See description of '1662h'.	
32h	REG1664	7:0	Default : 0x00	Access : R/W
(1664h)	V_NOTCH_T1_COEF2[7:0]	7:0	Video notch coefficient (13,1	1) (double load).
32h	REG1665	7:0	Default : 0x00	Access : R/W
(1665h)	-	7:5	Reserved.	
	V_NOTCH_T1_COEF2[12:8]	4:0	See description of '1664h'.	
33h	REG1666	7:0	Default : 0x00	Access : R/W
(1666h)	V_SOS_T1_COEF0[7:0]	7:0	Video sos coefficient (13,11)	(double load).

DBB2 Re	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
33h	REG1667	7:0	Default : 0x00	Access : R/W
(1667h)	-	7:5	Reserved.	
	V_SOS_T1_COEF0[12:8]	4:0	See description of '1666h'.	
34h	REG1668	7:0	Default : 0x00	Access : R/W
(1668h)	V_SOS_T1_COEF1[7:0]	7:0	Video sos coefficient (13,11)	(double load).
34h	REG1669	7:0	Default : 0x00	Access : R/W
(1669h)	-	7:5	Reserved.	
	V_SOS_T1_COEF1[12:8]	4:0	See description of '1668h'.	
35h	REG166A	7:0	Default : 0x00	Access : R/W
(166Ah)	V_SOS_T1_COEF2[7:0]	7:0	Video sos coefficient (13,11)	(double load).
35h	REG166B	7:0	Default : 0x00	Access : R/W
(166Bh)	-	7:5	Reserved.	
	V_SOS_T1_COEF2[12:8]	14Td C	See description of '166Ah'.	T
36h	REG166Cor 交子川子	7:0	Default: 0x00年 7日 //	Access : R/W
	V_SOS_T1_COEF3[7:0]	7:0	Video sos coefficient (13,11)	(double load).
36h	REG166 PNTERNAL L	J200	Default: 0x00	Access : R/W
(166Dh)	-	7:5	Reserved.	
	V_SOS_T1_COEF3[12:8]	4:0	See description of '166Ch'.	T
37h	REG166E	7:0	Default : 0x00	Access : R/W
(166Eh)	V_SOS_T1_COEF4[7:0]	7:0	Video sos coefficient (13,11)	(double load).
37h	REG166F	7:0	Default : 0x00	Access : R/W
(166Fh)	-	7:5	Reserved.	
	V_SOS_T1_COEF4[12:8]	4:0	See description of '166Eh'.	T
38h	REG1670	7:0	Default : 0x00	Access : R/W
(1670h)	A_NOTCH_T1_COEF0[7:0]	7:0	Audio notch coefficient (13,1	1) (double load).
38h	REG1671	7:0	Default : 0x00	Access : R/W
(1671h)	-	7:5	Reserved.	
	A_NOTCH_T1_COEF0[12:8]	4:0	See description of '1670h'.	
39h	REG1672	7:0	Default : 0x00	Access : R/W
(1672h)	A_NOTCH_T1_COEF1[7:0]	7:0	Audio notch coefficient (13,1	1) (double load).
39h	REG1673	7:0	Default : 0x00	Access : R/W
(1673h)	-	7:5	Reserved.	
	A_NOTCH_T1_COEF1[12:8]	4:0	See description of '1672h'.	

DBB2 Reg	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
3Ah	REG1674	7:0	Default : 0x00	Access : R/W
(1674h)	A_NOTCH_T1_COEF2[7:0]	7:0	Audio notch coefficient (13,1	1) (double load).
3Ah	REG1675	7:0	Default : 0x00	Access : R/W
(1675h)	-	7:5	Reserved.	
	A_NOTCH_T1_COEF2[12:8]	4:0	See description of '1674h'.	
3Bh	REG1676	7:0	Default : 0x00	Access : R/W
(1676h)	A_SOS_T1_COEF0[7:0]	7:0	Audio sos coefficient (13,11)	(double load).
3Bh	REG1677	7:0	Default : 0x00	Access : R/W
(1677h)	-	7:5	Reserved.	
	A_SOS_T1_COEF0[12:8]	4:0	See description of '1676h'.	
3Ch	REG1678	7:0	Default : 0x00	Access : R/W
(1678h)	A_SOS_T1_COEF1[7:0]	7:0	Audio sos coefficient (13,11)	(double load).
3Ch	REG1679 VISTAR CO	17tdC	Default :0x00	Access : R/W
(1679h)	- for 沒知	7:5	Reserved. 川右限ル	\ <u></u>
-	A_SOS_T1_COEF1[12:8]	4:0	See description of '1678h'.	7 円]
	REG167Anternal	30	Default \0x00	Access : R/W
(167Ah)	A_SOS_T1_COEF2[7:0]	7:0	Audio sos coefficient (13,11)	(double load).
3Dh	REG167B	7:0	Default : 0x00	Access : R/W
(167Bh)	-	7:5	Reserved.	
	A_SOS_T1_COEF2[12:8]	4:0	See description of '167Ah'.	
3Eh	REG167C	7:0	Default : 0x00	Access : R/W
(167Ch)	A_SOS_T1_COEF3[7:0]	7:0	Audio sos coefficient (13,11)	(double load).
3Eh	REG167D	7:0	Default : 0x00	Access : R/W
(167Dh)	-	7:5	Reserved.	
	A_SOS_T1_COEF3[12:8]	4:0	See description of '167Ch'.	
3Fh	REG167E	7:0	Default : 0x00	Access : R/W
(167Eh)	A_SOS_T1_COEF4[7:0]	7:0	Audio sos coefficient (13,11)	(double load).
3Fh	REG167F	7:0	Default : 0x00	Access : R/W
(167Fh)	-	7:5	Reserved.	
	A_SOS_T1_COEF4[12:8]	4:0	See description of '167Eh'.	
40h	REG1680	7:0	Default : 0x00	Access : R/W
(1680h)	A_NOTCH_COEF0[7:0]	7:0	Audio notch coefficient (11,9)	) (double load).
40h	REG1681	7:0	Default : 0x00	Access : R/W

DBB2 Re	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	A_NOTCH_COEF0[10:8]	2:0	See description of '1680h'.	
41h	REG1682	7:0	Default : 0x00	Access : R/W
(1682h)	A_NOTCH_COEF1[7:0]	7:0	Audio notch coefficient (11,9)	) (double load).
41h	REG1683	7:0	Default : 0x00	Access : R/W
(1683h)	-	7:3	Reserved.	
	A_NOTCH_COEF1[10:8]	2:0	See description of '1682h'.	
42h	REG1684	7:0	Default : 0x00	Access : R/W
(1684h)	A_NOTCH_COEF2[7:0]	7:0	Audio notch coefficient (11,9)	) (double load).
42h	REG1685	7:0	Default : 0x00	Access : R/W
(1685h)	-	7:3	Reserved.	
	A_NOTCH_COEF2[10:8]	2:0	See description of '1684h'.	
43h	REG1686VISTAT CO	17.1dC	Default :0x00	Access : R/W
(1686h)	A_SOS1_COEF0[7:0] +     =	7:0	Audio sos coefficient (11,9) (	double load).
	REG1687	7:0	Default : 0x00	Access : R/W
(1687h)	<ul> <li>Internal \( \)</li> </ul>	<b>5:2</b>	Reserved./	
	A_SOS1_COEF0[10:8]	2:0	See description of '1686h'.	
44h	REG1688	7:0	Default : 0x00	Access : R/W
(1688h)	A_SOS1_COEF1[7:0]	7:0	Audio sos coefficient (11,9) (	double load).
44h	REG1689	7:0	Default : 0x00	Access : R/W
(1689h)	-	7:3	Reserved.	
	A_SOS1_COEF1[10:8]	2:0	See description of '1688h'.	
45h	REG168A	7:0	Default : 0x00	Access : R/W
(168Ah)	A_SOS1_COEF2[7:0]	7:0	Audio sos coefficient (11,9) (	double load).
45h	REG168B	7:0	Default : 0x00	Access : R/W
(168Bh)	-	7:3	Reserved.	
	A_SOS1_COEF2[10:8]	2:0	See description of '168Ah'.	
46h	REG168C	7:0	Default : 0x00	Access : R/W
(168Ch)	A_SOS1_COEF3[7:0]	7:0	Audio sos coefficient (11,9) (	double load).
46h	REG168D	7:0	Default : 0x00	Access : R/W
(168Dh)	-	7:3	Reserved.	•
	A_SOS1_COEF3[10:8]	2:0	See description of '168Ch'.	
47h	REG168E	7:0	Default : 0x00	Access : R/W

DBB2 Reg	gister (Bank = 16)			
Index (Absolute)	Mnemonic	Bit	Description	
	A_SOS1_COEF4[7:0]	7:0	Audio sos coefficient (11,9) (double load).	
47h	REG168F	7:0	Default : 0x00	Access : R/W
(168Fh)	-	7:3	Reserved.	
	A_SOS1_COEF4[10:8]	2:0	See description of '168Eh'.	
50h	REG16A0	7:0	Default : 0x00	Access : R/W
16A0h)	-	7:4	Reserved.	
	AAGC_PEAK_MEAN_SEL	3		
	AAGC_PGA2_IGN_PGA1	2		
	AAGC_PGA1_IGN_PGA2	1		
	AAGC_ENABLE	0	0: AAGC disable 1: AAGC enable AAGC_ENABLE turn on	
			must after setting ready.	
51h	REG16A2	7:0	Default : 0x00	Access : R/W
(16A2h)	<ul> <li>Mstar Co</li> </ul>	7.6	Reserved	
AAGC_LINE_CNT[5:0]5:0 AAGC line counter max.				
52h		7:05	Default: FIRE	Access : -
(16A4h)	<ul> <li>Internal I</li> </ul>	Jse	Reserved./	
52h	REG16A5	7:0	Default : 0x00	Access : R/W
(16A5h)	AAGC_DEC[7:0]	7:0	Decimation (for mean).	
			<8,0>.	
53h ~ 53h	-	7:0	Default : -	Access : -
(16A6h ~ 16A7h)	-	-	Reserved.	
54h	REG16A8	7:0	Default : 0x00	Access : R/W
(16A8h)	-	7:4	Reserved.	
	AAGC_PGA1_MIN[3:0]	3:0	Pga1 min.	
54h	REG16A9	7:0	Default : 0x0A	Access : R/W
(16A9h)	-	7:4	Reserved.	<u>,                                      </u>
	AAGC_PGA1_MAX[3:0]	3:0	Pga1 max.	
55h	REG16AA	7:0	Default : 0x00	Access : R/W
(16AAh)	-	7:5	Reserved.	
	AAGC_PGA2_MIN[4:0]	4:0	Pga2 min.	
55h	REG16AB	7:0	Default : 0x1F	Access : R/W
(16ABh)	-	7:5	Reserved.	•

Index (Absolute)	Mnemonic	Bit	Description	
	AAGC_PGA2_MAX[4:0]	4:0	Pga2 max.	
56h	REG16AC	7:0	Default: 0x18	Access : R/W
(16ACh)	-	7	Reserved.	
	AAGC_MEAN_MIN[6:0]	6:0	Mean min.	
56h	REG16AD	7:0	Default: 0x30	Access : R/W
(16ADh)	-	7	Reserved.	
	AAGC_MEAN_MAX[6:0]	6:0	Mean max.	
57h	REG16AE	7:0	Default : 0x00	Access : RO
(16AEh)	-	7	Reserved.	
	AAGC_MEAN[6:0]	6:0	Mean.	
58h	REG16B0	7:0	Default : 0x00	Access: RO
(16B0h)	-	7	Reserved.	
	AAGC_PEAKMEAN[6:0]	76:0C	Peak mean.	
59h	REG16B2	7:0	Default: 0x00	Access : RO
16B2h)	- 101 /木川1	7:45	Reserved.	公司
	AAGC_PGA1[3:0]	3:0	PGA1.	
59h	REG16B3	7:0	Default: 0x00	Access : RO
(16B3h)	-	7:5	Reserved.	
	AAGC_PGA2[4:0]	4:0	PGA2.	
5Ah	REG16B4	7:0	Default : 0xFF	Access : R/W
(16B4h)	AAGC_CNT[7:0]	7:0	AAGC counter max (doub	ole load).
5Ah	REG16B5	7:0	Default: 0x3F	Access: R/W
(16B5h)	AAGC_CNT[15:8]	7:0	See description of '16B4h	<u>ı'.                                      </u>
5Bh	REG16B6	7:0	Default : 0x00	Access: R/W
(16B6h)	-	7:5	Reserved.	
	AAGC_CNT[20:16]	4:0	See description of '16B4h	<u>ı'.                                      </u>
70h	-	7:0	Default : -	Access : -
(16E0h)	-	-	Reserved.	
70h	REG16E1	7:0	Default : 0x00	Access : R/W
(16E1h)	DEBUG2_EN	7		
	TESTBUS_INV	6		
	-	5:0	Reserved.	
71h ~ 71h	-	7:0	Default : -	
(16E2h ~	-	_	Reserved.	

DBB2 Register (Bank = 16)				
Index (Absolute)	Mnemonic	Bit	Description	

Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## DBB3 Register (Bank = 1B)

DBB3 Re	gister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1B00	7:0	Default : 0x02	Access : R/W
(1B00h)	-	7:2	Reserved.	
	VDAGC1_BYPASS	1	1=vdagc1 bypass.	
	VDAGC1_ENABLE	0	1=vdagc1 enable.	
)0h	REG1B01	7:0	Default : 0x02	Access : R/W
(1B01h)	-	7:2	Reserved.	
	VDAGC2_BYPASS	1	1=vdagc2 bypass.	
	VDAGC2_ENABLE	0	1=vdagc2 enable.	
01h ~ 02h	-	7:0	Default : -	Access : -
(1B02h ~ 1B05h)	-	-	Reserved.	
03h	REG1B06/Star Co	7.0	Default : 0x26	Access : R/W
(1B06h)	·	7:6	Reserved.	\ =
	VDAGC1_REF[5:0]木 小厂	5:0	Vdagc1 ref. 上 目 P 及 2	いり
	REG1B07nternal	7:0	Default : 0x26	Access : R/W
	-	7:6	Reserved.	
	VDAGC2_REF[5:0]	5:0	Vdagc2 ref.	
04h	REG1B08	7:0	Default : 0x04	Access : R/W
(1B08h)	-	7:3	Reserved.	
	VDAGC1_LEVEL_SHIFT[2:0]	2:0	Vdagc1 level shift.	
04h	REG1B09	7:0	Default : 0x04	Access : R/W
(1B09h)	-	7:3	Reserved.	
	VDAGC2_LEVEL_SHIFT[2:0]	2:0	Vdagc2 level shift.	
05h	REG1B0A	7:0	Default: 0x00	Access : R/W
(1B0Ah)	-	7:3	Reserved.	
	VDAGC1_RATIO[2:0]	2:0	Vdagc1 lpf update ratio.	
05h	REG1B0B	7:0	Default : 0x00	Access : R/W
(1B0Bh)	-	7:3	Reserved.	
	VDAGC2_RATIO[2:0]	2:0	Vdagc2 lpf update ratio.	
06h	REG1B0C	7:0	Default : 0x00	Access : R/W
(1B0Ch)	VDAGC1_PEAK_CNT[7:0]	7:0	Vdagc1 peak counter max(de	ouble load).
06h	REG1B0D	7:0	Default : 0x0C	Access : R/W

DBB3 Reg	gister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	VDAGC1_PEAK_CNT[11:8]	3:0	See description of '1B0Ch'.	
07h	REG1B0E	7:0	Default : 0x00	Access : R/W
(1B0Eh)	VDAGC2_PEAK_CNT[7:0]	7:0	Vdagc2 peak counter max(do	ouble load).
07h	REG1B0F	7:0	Default : 0x0C	Access : R/W
(1B0Fh)	-	7:4	Reserved.	
	VDAGC2_PEAK_CNT[11:8]	3:0	See description of '1B0Eh'.	
08h	REG1B10	7:0	Default : 0xF8	Access : R/W
(1B10h)	VDAGC1_PORCH_CNT[7:0]	7:0	Vdagc1 porch counter max(d	louble load).
08h	REG1B11	7:0	Default : 0x00	Access : R/W
(1B11h)	-	7:1	Reserved.	
	VDAGC1_PORCH_CNT[8]	0	See description of '1B10h'.	
09h	REG1B12VISTAT CC	17.1dC	Default :0xF8	Access : R/W
(1B12h)	VDAGC2_PORCH_CNT[7:0]	7:0	Vdagc2 porch counter max(d	louble load).
	REG1B13	7:0	Default : 0x00	Access : R/W
	<ul> <li>Internal \u00bb</li> </ul>	Jse	Reserved.	
	VDAGC2_PORCH_CNT[8]	0	See description of '1B12h'.	
0Ah	REG1B14	7:0	Default : 0x00	Access : RO
(1B14h)	VDAGC1_MEAN[7:0]	7:0	Vdagc1 mean.	•
0Ah	REG1B15	7:0	Default : 0x00	Access : RO
(1B15h)	VDAGC1_MEAN[15:8]	7:0	See description of '1B14h'.	•
0Bh	REG1B16	7:0	Default : 0x00	Access : RO
(1B16h)	VDAGC1_VAR[7:0]	7:0	Vdagc1 variance.	
0Bh	REG1B17	7:0	Default : 0x00	Access : RO
(1B17h)	VDAGC1_VAR[15:8]	7:0	See description of '1B16h'.	
0Ch	REG1B18	7:0	Default : 0x00	Access : RO
(1B18h)	VDAGC2_MEAN[7:0]	7:0	Vdagc2 mean.	•
0Ch	REG1B19	7:0	Default : 0x00	Access : RO
(1B19h)	VDAGC2_MEAN[15:8]	7:0	See description of '1B18h'.	
0Dh	REG1B1A	7:0	Default : 0x00	Access : RO
(1B1Ah)	VDAGC2_VAR[7:0]	7:0	Vdagc2 variance.	•
0Dh	REG1B1B	7:0	Default : 0x00	Access : RO
(1B1Bh)	VDAGC2_VAR[15:8]	7:0	See description of '1B1Ah'.	•

DBB3 Reg	gister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
0Eh	REG1B1C	7:0	Default : 0x00	Access : RO
(1B1Ch)	VDAGC1_GAIN[7:0]	7:0	Vdagc1 internal gain.	
0Eh	REG1B1D	7:0	Default : 0x00	Access : RO
(1B1Dh)	-	7:6	Reserved.	
	VDAGC1_GAIN[13:8]	5:0	See description of '1B1Ch'.	
0Fh	REG1B1E	7:0	Default : 0x00	Access : RO
(1B1Eh)	VDAGC2_GAIN[7:0]	7:0	Vdagc2 internal gain.	
0Fh	REG1B1F	7:0	Default : 0x00	Access : RO
(1B1Fh)	-	7:6	Reserved.	
	VDAGC2_GAIN[13:8]	5:0	See description of '1B1Eh'.	
10h	REG1B20	7:0	Default : 0x00	Access : RO
(1B20h)	VDAGC1_SYNCHEIGHT[7:0]	7:0	Vdagc1 sync height.	
10h	REG1B21VISTAT CC	17tdC	Default 0x00	Access : RO
(1B21h)	for 深圳市	7.5	Reserved. /// 右阳//	<b>)</b>
<u>\</u>	VDAGC1_VSYNC	기기기	Vdagc1 vsync coast pulse (hi	gh active).
	<ul> <li>Internal l</li> </ul>	J <del>se</del>	Reserved.	
	VDAGC1_SYNCHEIGHT[8]	0	See description of '1B20h'.	
11h	REG1B22	7:0	Default: 0x00	Access : RO
(1B22h)	VDAGC2_SYNCHEIGHT[7:0]	7:0	Vdagc2 sync height.	
11h	REG1B23	7:0	Default : 0x00	Access : RO
(1B23h)	-	7:5	Reserved.	
	VDAGC2_VSYNC	4	Vdagc2 vsync coast pulse (hi	gh active).
	-	3:1	Reserved.	
	VDAGC2_SYNCHEIGHT[8]	0	See description of '1B22h'.	
12h	REG1B24	7:0	Default : 0x00	Access : RO
(1B24h)	VDAGC1_LPF_DELAY_0[7:0]	7:0	Vdagc1 lpf delay line first ele	ment.
12h	REG1B25	7:0	Default : 0x00	Access : RO
(1B25h)	-	7:1	Reserved.	
	VDAGC1_LPF_DELAY_0[8]	0	See description of '1B24h'.	
13h	REG1B26	7:0	Default : 0x00	Access : RO
(1B26h)	VDAGC2_LPF_DELAY_0[7:0]	7:0	Vdagc2 lpf delay line first ele	ment.
13h	REG1B27	7:0	Default : 0x00	Access : RO
(1B27h)	-	7:1	Reserved.	

DBB3 Reg	gister (Bank = 1B)			
Index (Absolute)	Mnemonic	Bit	Description	
	VDAGC2_LPF_DELAY_0[8]	0	See description of '1B26h	n'.
14h	REG1B28	7:0	Default : 0x00	Access : R/W
(1B28h)	-	7	Reserved.	
	VDAGC1_OFFSET[6:0]	6:0	Vdagc1 porch counter of	fset.
14h	REG1B29	7:0	Default : 0x00	Access : R/W
(1B29h)	-	7	Reserved.	
	VDAGC2_OFFSET[6:0]	6:0	Vdagc2 porch counter of	fset.
24h ~ 27h	-	7:0	Default : -	Access : -
(1B48h ~ 1B4Fh)	-	-	Reserved.	
40h	REG1B80	7:0	Default: 0x02	Access : R/W
(1B80h)	-	7:3	Reserved.	
	ADAGC_PEAK_MEAN_SEL	n <del>f</del> ic	1=select peak.	
	ADAGC_BYPASS	<u> </u>	1=adagc1 bypass.	
	ADAGC_ENABLE 沐儿	力號	1=adagc1_enable.	公可
	REG1B81nternal	<b>7:0</b>	Pefault: 0x00 Reserved.	Access : R/W
	ADAGC_K[2:0]	2:0	1~7:2^-1~2^-7.	
41h	REG1B82	7:0	Default : 0x00	Access : R/W
(1B82h)	ADAGC_CNT[7:0]	7:0	Adagc counter max(doub	-
41h	REG1B83	7:0	Default : 0x01	Access : R/W
(1B83h)	ADAGC_CNT[15:8]	7:0	See description of '1B82h	·
42h	REG1B84	7:0	Default : 0x00	Access : R/W
(1B84h)	-	7:5	Reserved.	,
	ADAGC_CNT[20:16]	4:0	See description of '1B82h	า'.
43h	REG1B86	7:0	Default : 0x00	Access : R/W
(1B86h)	ADAGC_DEC[7:0]	7:0	Adagc decimation.	-
43h	REG1B87	7:0	Default : 0x00	Access : R/W
(1B87h)	-	7:6	Reserved.	-
	ADAGC_LINE_CNT[5:0]	5:0	Adagc line counter max.	
44h	REG1B88	7:0	Default : 0x50	Access : R/W
(1B88h)	ADAGC_REF[7:0]	7:0	Adagc ref.	-

DBB3 Register (Bank = 1B)					
Index (Absolute)	Mnemonic	Bit	Description		
	-	7:1	Reserved.		
	ADAGC_GAIN_OREN	0	1=adagc gain overwrite enab	ole.	
46h	REG1B8C	7:0	Default : 0x00	Access : R/W	
(1B8Ch)	ADAGC_GAIN_OV[7:0]	7:0	Adagc gain overwrite value(double load).		
46h	REG1B8D	7:0	Default: 0x01	Access : R/W	
(1B8Dh)	ADAGC_GAIN_OV[15:8]	7:0	See description of '1B8Ch'.		
50h	REG1BA0	7:0	Default : 0x00	Access : RO	
(1BA0h)	ADAGC_MEAN[7:0]	7:0	Adagc mean.		
50h	REG1BA1	7:0	Default : 0x00	Access : RO	
(1BA1h)	ADAGC_PEAK[7:0]	7:0	Adagc peak.		
51h	REG1BA2	7:0	Default : 0x00	Access : RO	
(1BA2h)	ADAGC_GAIN[7:0]	7:0	Adagc gain.		
51h	REG1BA3VISTAT CO	O17:00	Default : 0x00	Access : RO	
(1BA3h)	ADAGC_GAIN[15:8] +	7:0	See description of '1BA2h'./,		

## **Internal Use Only**

## OSD Register (Bank = 1C)

OSD Regi	ister (Bank = 1C)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG1C01	7:0	Default: 0x00	Access : R/W	
(1C01h)	-	7:3	Reserved.		
	00A_DBFTYPEZ		DBL[1] 01[2]. [0]: DBL=Double Buffer Load When h0000[9]=0. 0: Keep old register value. 1: Automatically load data at When h0000[9]=1. 0: Load new data (auto reset completes). 1: Reserved.	VSYNC blanking.	
	009_IDBFLOAD	1	DBL[0] 01[1].		
	Mstar Co		[0]: DBL=Double Buffer Load. When h0000[10]=0.		
	for 深圳市	開	Keep old register value.     Load new data (auto reset to 00 when loading)		
	Internal l	Jse	completes). When h0000[10]=1.		
			0: Automatically load data at 1: Reserved.	VSYNC blanking.	
	008_ENA_DBF	0	<ul><li>[0]: DB_EN=Double Buffer E</li><li>01[0].</li><li>0: Disable.</li><li>1: Enable.</li></ul>	nable.	
01h	REG1C02	7:0	Default : 0x00	Access : R/W	
(1C02h)	010_IN_OHSTA_L[7:0]	7:0	[7:0]:OHSTA[7:0]=OSD windows Horizontal Start positio (pixel) (lower 8bits). 02[7:0].		
01h	REG1C03	7:0	Default : 0x00	Access : R/W	
(1C03h)	-	7:3	Reserved.		
	018_IN_OHSTA_H[2:0]	2:0	[2:0]:OHSTA[10:8]=OSD wir (pixel) (higher 3 bits). 03[2:0].	ndows Horizontal Start position	
02h	REG1C04	7:0	Default : 0x00	Access : R/W	
(1C04h)	020_IN_OVSTA_L[7:0]	7:0	[7:0]:OVSTA[7:0]=OSD wind (line) (lower 8bits).	lows Vertical Start position	

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			04[7:0].	
02h	REG1C05	7:0	Default : 0x00	Access : R/W
(1C05h)	-	7:2	Reserved.	
	028_IN_OVSTA_H[1:0]	1:0	(line) (higher 2bits). 05[2:0].	
03h	REG1C06	7:0	Default : 0x00	Access : R/W
(1C06h)	-	7	Reserved.	
	030_IN_OSDW[6:0]	6:0	[6:0]:OSDW[6:0]=OSD v (column)), maximum 12: 06[6:0].	windows Width (OSDW + 1 8 columns.
03h	REG1C07	7:0	Default : 0x00	Access : R/W
(1C07h)	- 038_IN_OSDH[5:0] CC for 深圳7	7:6 17 <u>:1</u> 0 7 県	[5:0]:OSDH[5:0]=OSD windows Height (OSDH + 1	
04h	REG1CO8nternal l	Z;0-	07[5:0].	Access : R/W
(1C08h)	-	7	Reserved.	
	040_OHSPA[6:0]	6:0	[6:0]:OHSPA[6:0]=OSD position (OHSPA + 1 (co 08[6:0].	windows Horizontal Space Start lumn)).
04h	REG1C09	7:0	Default : 0x00	Access : R/W
(1C09h)	-	7:6	Reserved.	
	048_OVSPA[5:0]	5:0	[5:0]:OVSPA[5:0]=OSD windows Vertical Space Start position. (OVSPA + 1 (row)). 09[5:0].	
05h	REG1C0A	7:0	Default : 0x00	Access : R/W
(1C0Ah)	050_OSPW[7:0]	7:0	[7:0]:OSPW[7:0]=OSD Space Width (8 * OSPW (line)). 0A[7:0].	
05h	REG1C0B	7:0	Default : 0x00	Access : R/W
(1C0Bh)	058_OSPH[7:0]	7:0	[7:0]:OSPH[7:0]=OSD Space Height (8 * OSPH (line)). 0B[7:0].	
06h	REG1C0C	7:0	Default: 0x00	Access: R/W

OSD Regi	ister (Bank = 1C)				
Index (Absolute)	Mnemonic	Bit	Description		
			[7:6]:OVS[1:0]=OSD Vertical	Scaling.	
			00: Vertical normal size.		
			01: Vertical enlarged x2 by re	epeated pixels.	
			10: Vertical enlarged x3 by re	epeated pixels.	
			11: Vertical enlarged x4 by re	epeated pixels.	
			[5:4]:OHS[1:0]=OSD Horizon	ital Scaling.	
			00: Horizontal normal size.		
			01: Horizontal enlarged x2 by		
		10: Horizontal enlarged x3 by repeated pixels.		·	
	11: Horizontal enlarged x4 by repeated pixels.				
			[0]: MWIN=OSD Main Windo	w display.	
			0: Main window off.		
			1: Main window on.	T	
06h	REG1C0D	7:0	Default : 0x00	Access : R/W	
(1C0Dh)	068_IOSDC2[7:0]ar C	7.00	0D[7:0]:iosdc2.		
	c halle	— IBI	[7]: HDE_SEL=OSD position	relation select.	
	for 深圳市	(アプログログログログログログログログログログログログログログログログログログログ		NC.	
			1: OSD position relate to HDE		
	Internal l	Jse	[5]: BDALL=OSD character B	order Direction.	
			0: Border with all direction.		
			1: Border with bottom-right of		
			[4]: BDW=OSD character Box		
			0: One pixel with for all scale		
			1: Scale with OVS[1:0] and C		
			[3:0]:BCLR[3:0]=OSD Border Color index.		
			0000: Color index 0.		
			0001: Color index 1.		
			 4444. Colon in dour 15		
071	DEG4.00E		1111: Color index 15.	A	
07h	REG1C0E	7:0	Default : 0x00	Access : R/W	
(1C0Eh)	070_IOSDC3[7:0]	7:0	Window Shadow information.		
			0E[7:0].		
			[5]: SHALL=OSD Shadow wit		
			0: Shadow with Bottom-Right direction (shadow).		
			1: Shadow with all direction (border).		
			[4]: SDC=OSD Window Shad	ow Control.	
			0: Off.		
			1: On.	Character Caller to Le	
			[3:0]:SCLR[3:0]=OSD window	w Snaow Color Index.	

OSD Regi	ster (Bank = 1C)	1	_		
Index (Absolute)	Mnemonic	Bit	Description		
			0000: Color index 0. 0001: Color index 1.		
07h	DEC1COE	7.0	1111: Color index 15.	Acces : D /W/	
(1C0Fh)	<b>REG1C0F</b> 078_OSHC[7:0]	<b>7:0</b> 7:0	Default: 0x00 Window Shadow Control. 0F[7:0]. [7:4]: vshad_bd_height=0 [3:0]: hshad_bd_width=0	<del>-</del>	
08h	REG1C10	7:0	Default : 0x00	Access : R/W	
(1C10h)	Mstar Co		OSD control.  10[7:0].  [7]: Line_shift_en=OSD line shift Enable (Please refer to h0022 bit 12~10 LINE_SHIFT_VAL).  [6]: Field_pol=OSD line shift Field polarity.		
	for 深圳i Internal		[5]: Field_sub=: [4]: En_m4c=4 Color Font Enable. 0: Disable.		
			·	t Enable.  Insparency Enable.  ISD Color index for sparent of 8 color palette/Color index for transparency[3:0] is alette.  3~0 OSD Color index for	
09h	REG1C12	7:0	Default : 0x00	Access : R/W	
(1C12h)	090_OOFFSET[7:0]	7:0	[7]: COFFS_SEL: OSD Coo 12[7:0].	de buffer Offset Select.	

Index	ister (Bank = 1C)  Mnemonic	D:F	Description		
(Absolute)		Bit	Description		
			0: Use OSDW[6:0] as offset.		
			1: Use OOFFS[6:0] as offset.		
			[6:0]:OOFFS[6:0]=OSD code	e buffer Offset value.	
09h	REG1C13	7:0	Default : 0x00	Access: R/W	
(1C13h)	098_IN_OSDBA_L[7:0]	7:0	[7:0]:OSDBA[7:0]=OSD code Base Address (lower 8 13[7:0].		
0Ah	REG1C14	7:0	Default : 0x00	Access: R/W	
(1C14h)	-	7:3	Reserved.		
	0A0_IN_OSDBA_H[2:0] 2:0 [2:0]:OSDBA[10:8]=OSD code Base bits). 14[2:0]. Please refer h0022 bit 15 CCRAM102-When CCRAM1024X2 = 0, OSDBA[10]		RAM1024X2.		
	Mstar Co	nfic	from 0 to 7FFh.  When CCRAM1024Y2 = 1 OSDRA[0:0] is programming		
	for 深圳市		When CCRAM1024X2 = 1, OSDBA[9:0] is programming from 0 to 3FFh and OSDBA[10] is programming to select low or high part code/attribute SRAM).		
0Ah	REGICISHTERNAL L	J <b>3</b> 0	Default : 0x00	Access : R/W	
(1C15h)	0AE_GVS[1:0]	7:6 [7:6]:GVS[1:0]=Gradually color Vertical S 15[7:6]. 00: Vertical normal size. 01: Vertical enlarged x2 by repeated pixe 10: Vertical enlarged x3 by repeated pixe		epeated pixels.	
	0AC_GHS[1:0]	5:4	<ul> <li>[5:4]:GHS[1:0]=Gradually color Horizontal Scaling.</li> <li>15[5:4].</li> <li>00: Horizontal normal size.</li> <li>01: Horizontal enlarged x2 by repeated pixels.</li> <li>10: Horizontal enlarged x3 by repeated pixels.</li> <li>11: Horizontal enlarged x4 by repeated pixels.</li> </ul>		
	OAB_EN_TG	3	[3]: GRAD=Enable OSD Grad 15[3]. 0: Disable. 1: Enable.	, ,	
		_	[2]: ADC_PG=ADC Pattern Generator Select.15[2]. 0: Normal.		
	0AA_ADC_PG	2	= =	enerator Sciectifs[2]r	

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			00: Original active signal. 01: 2T early. 10: 4T early. 11: 6T early.	
0Bh	REG1C16	7:0	Default : 0x00	Access : R/W
(1C16h)	Mstar Co for 深圳市 Internal U	鼎可	OSD Starting Gradually Color.  16[7:0].  [7]: GCS=Gradually Color Source.  0: Use this register bit[5:0] to define color.  1: Use Bank 00 background color to define color.  [5:4]:RCLR[1:0]=Red starting gradually Color.  00: Red color is 00h.  01: Red color is 55h.  10: Red color is Aah.  11: Red color is FFh.  [3:2]:GCLR[1:0]=Green starting gradually Color.  00: Green color is 55h.	
0Bh	REG1C17	7:0	11: Blue color is FFh.  Default : 0x00	Access : R/W
(1C17h)	0B8_HGCR_REG[7:0]	7:0	OSD H R Gradually Color. 17[7:0]. [15]: SR=Sign bit of Red color. 0: Increase. 1: Decrease. [14]: IRH=Inverse bit of Red color. 0: Normal. 1: Invert. [13:8]:R_GRADH[5:0]=Increase/Decrease value of Red color.	
0Ch	REG1C18	7:0	Default : 0x00	Access : R/W
(1C18h)	0C0_HGCG_REG[7:0]	7:0	OSD H G Gradually Color. 18[7:0].	

OSD Regi	OSD Register (Bank = 1C)					
Index (Absolute)	Mnemonic	Bit	Description			
			<ul> <li>[7]: SG=Sign bit of Green color.</li> <li>0: Increase.</li> <li>1: Decrease.</li> <li>[6]: IGH=Inverse bit of Green color.</li> <li>0: Normal.</li> <li>1: Invert.</li> <li>[5:0]:G_GRADH[5:0]=Increase/Decrease value of Green color.</li> </ul>			
0Ch	REG1C19	7:0	Default : 0x00	Access : R/W		
(1C19h)	0C8_HGCB_REG[7:0]  Mstar Cc		19[7:0]. [15]: SB=Sign bit of Blue color. 0: Increase. 1: Decrease. [14]: IBH=Inverse bit of Blue color. 0: Normal. 1: Invert.			
	for 深圳市	開				
0Dh	REG1C1A	7:0	Default : 0x00	Access : R/W		
(1C1Ah)	0D0_HRSTEP_REG[7:0]	7:0	OSD Horizontal R Step. 1a[7:0]. [7:0]:HGRADSR[7:0]=Horizoncolor.			
0Dh	REG1C1B	7:0	Default : 0x00	Access : R/W		
(1C1Bh)	0D8_HGSTEP_REG[7:0]	7:0	OSD Horizontal G Step. 1b[7:0]. [7:0]:HGRADSG[7:0]=Horizo color.	ntal Gradually Step of Green		
0Eh	REG1C1C	7:0	Default : 0x00	Access : R/W		
(1C1Ch)	0E0_HBSTEP_REG[7:0]	7:0	OSD Horizontal B Step. 1c[7:0]. [7:0]:HGRADSB[7:0]=Horizontal Gradually Step of Blue color.			
0Eh	REG1C1D	7:0	Default : 0x00	Access : R/W		
(1C1Dh)	0E8_VGCR_REG[7:0]	7:0	OSD V R Gradually Color. 1d[7:0]. [7]: SR=Sign bit of Red color	:		

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: Increase. 1: Decrease. [6]: IRV=Inverse bit of Red of the control of the contr	
0Fh	REG1C1E	7:0	Default : 0x00	Access : R/W
(1C1Eh)	0F0_VGCG_REG[7:0]  Mstar Cc	7:0	OSD V G Gradually Color.  1e[7:0].  [7]: SG=Sign bit of Green color.  0: Increase.  1: Decrease.  [6]: IGV=Inverse bit of Green color.  1: Invert	
	for 深圳市	鼎可		
0Fh	REGICIFNTERNAL L	150	Default :/0x00	Access : R/W
(1C1Fh)	0F8_VGCB_REG[7:0]	7:0	OSD V B Gradually Color.  1f[7:0].  [7]: SB=Sign bit of Blue color.  0: Increase.  1: Decrease.  [6]: IBV=Inverse bit of Blue color.  0: Normal.  1: Invert.  [5:0]:B_GRADV[5:0]=Increase/Decrease value of Blue color.	
10h	REG1C20	7:0	Default : 0x00	Access : R/W
(1C20h)	100_VRSTEP_REG[7:0]	7:0	OSD Vertical R Step. 20[7:0]. [7:0]:VGRADSR[7:0]=Vertical Gradually Step of Red color.	
10h	REG1C21	7:0	Default: 0x00	Access : R/W
(1C21h)	108_VGSTEP_REG[7:0]	7:0	OSD Vertical G Step. 21[7:0]. [7:0]:VGRADSG[7:0]=Vertical color.	l Gradually Step of Green

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
11h	REG1C22	7:0	Default : 0x00	Access : R/W
(1C22h)	110_VBSTEP_REG[7:0]	7:0	OSD Vertical B Step. 22[7:0]. [7:0]:VGRADSB[7:0]=Vertica	l Gradually Step of Blue color.
13h	REG1C26	7:0	Default : 0x00	Access : R/W
(1C26h)	130_TIME_REG[7:0]	7:0	Access Timing Control.  26[7:0].  [4]: FRG_EN=OSD Font RAM Gated Enable.  0: Disable.  1: Enable.  [1]: OSD Vertical Start Delay.  0: Normal.  1: Vertical Delay 1 line.	
13h	REG1C27	7:0	Default : 0x00	Access : R/W
(1C27h)	- Wistar Co	7:3	Reserved.	
	Internal し		Noise generator.  27[2:0].  [2]: RTPT=OSD Random Test Pattern Type.  0: RGB is the same.  1: RGB is different.  [1:0]:OSDRTP[1:0]=OSD Random Test Pattern.  00: Disable.  01: 1 random bit.  10: 2 random bit.  11: Reserved.	
20h	REG1C40	7:0	Default : 0x00	Access : R/W
(1C40h)	200_VSCROLL_SPD[7:0]	7:0	Vertical scroll speed.40[7:0]. [7:0]:SCRLSPD[7:0]=OSD Sc numbers of VSYNC).	roll function speed (the
20h	REG1C41	7:0	Default : 0x00	Access : R/W
(1C41h)	20F_IN_VSCROLL_EN	7	[0]: SCREN=OSD Scroll funct 0: Disable. 1: Enable.	ion Enable.41[7].
	20E_VSCROLL_FAST	6	[0]: VSCR_FAST=Scroll at ev	ery VSYNC.41[6].
	20D_VSCROLL_TRUN	5	[0]: TRUC_EN=Truncate code 0: Disable. 1: Enable.	e/attribute Enable.41[5].

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
	208_VSCROLL_LN[4:0]	4:0	[4:0]: SCRLLINE[4:0]=OSD Scroll function(the numbers of scan lines per scroll).41[4:0].	
21h	REG1C42	7:0	Default : 0x0F	Access : R/W
(1C42h)	217_REG_UNDER_9_17	7	[0]: UNDERLINE_1=OSD Und	derline at last line.42[7].
	216_REG_UNDER_8_16	6	[0]: UNDERLINE_2=OSD Undline.42[6].	derline at second last
215_REG_SEL_UNDERLINE 5 [0]: UNDERLINE_MD=OSD Underline Mo 0: Attribute bit 3 is charater border contr 1: Attribute bit 3 is underline control for		order control for 8 color mode.		
	214_REG_HALFTR_MODE	4	this bit is asserted, OSD Attribute (8 Color) bit 9 (HALF_TRAN) is active).42[4].  [3:0]:TRAN_INDEX[3:0]=OSD Color Index for	
	210_REG_TRAN_INDEX[3:0]  Mstar Cc	3:0 nfic		
21h	REG1C43Or 深圳下	了場別	Default : 0x1D Access : R/W	
(1C43h) 218_CA_TRUN_NUM[7:0] USC Code/attribute truncate number. 43[7:0].		per.		
				Truncate number (Please refer
			h0022 bit 15 CCRAM1024X2.	.1
			When CCRAM1024X2 = 0, fin row=(11'h7ff-TRUNCATENUM	
			When CCRAM1024X2 = 1, fin	
			row=(11'h3ff-TRUNCATENUM	
22h	REG1C44	7:0	Default : 0x00	Access : R/W
(1C44h)	226_SHIFT_OFFSET[1:0]	7:6	· · · · · · · · · · · · · · · · · · ·	
	224_REG_ITA1ST_LN[1:0]	5:4	[1:0]:ITALIC_1ST_LINE=OSC line).44[5:4]. 00: 0. 01: 1. 10: 2. 11: 3.	Italic start scan Line (Unit:
	222_SHIFT_STEP[1:0]	3:2	[1:0]:ITALIC_STEP=OSD Ital	ic left shift Step (00: 0.001,

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			01: 0.010, 10: 0.011, 11:0.10	00 (pixel,binary)).44[3:2].
	221_REG_ITALIC_EN	1	[0]: OSD Italic function Enable.44[1]. 0: Disable. 1: Enable.	
	-	0	Reserved.	
22h	REG1C45	7:0	Default : 0x00	Access : R/W
(1C45h)	228_REG_45_NULL[7:0]  Mstar Co	7:0	[7]: CCRAM1024X2=OSD 2 1024 code/attribute SRAM (When CCRAM1024X2 = 0, there is one 2048 code/attribute SRAM for using; when CCRAM1024X2 = 1, there are two 1024 code/attribute SRAM for using).45[7:0]. [4:2]:LINE_SHIFT_VAL[2:0]=OSD Line shift value (Line shift number, 000: 1, 111: 8). [1]: CARHG_EN=OSD code/attribute high part ram gated Enable.  0: Diable.  1: Enable.	
	IVISIAI CC	// IIIC		
23h	REG1C46	7.0	<del>12 1/2 24 11/ 12 11/0 1/1 11</del>	
(1C46h)	230_REG_46_NULL[7:0]	Jse		color Font RAM start Address
23h	REG1C47	7:0	Default : 0x00	Access : R/W
(1C47h)	238_REG_47_NULL[7:0]	7:0	[7:0]:OSD8CFFA[7:0]=OSD 8 Address.47[7:0].	Color Font RAM start
24h	REG1C48	7:0	Default : 0x00	Access : R/W
(1C48h)	240_REG_48_NULL[7:0]	7:0	48[7:0]. [7]: M4c_start[8]=See description for OSD4CFFA[7:0] m4c_start[9]=BK1F_REG3C[3]. [6]: M8c_start[8]=See description for OSD8CFFA[7:0] m8c_start[9]=BK1F_REG3C[7]. [5]: Reg_force_bd=Force OSD Character Border. [4]: Reg_osd2ip=OSD Data Mux Path. 0: OSD mux with output data. 1: OSD mux with input data. 1: OSD mux with input data. [3]: Reg_sel_transp=Select attribute bit3 as Transparency when 8 color palette is used. 0: Border/underline. 1: Transparency. [2]: Reg_8ckey_mode=Use new 8 Color Key. 0: Use BK0 63h[7:4] as color key.	

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			1: Use OSD BK 59h~5Ch as color key.  [1]: Reg_db_width_en=Double Width Enable.  0: Disable.  1: Enable.  [0]: Reg_db_high_en=Double High Enable.  0: Disable.  1: Enable.	
24h	REG1C49	7:0	Default : 0x00	Access : R/W
(1C49h)	248_REG_49_NULL[7:0]	7:0	49[7:0]. [7:6]: frame_clr[3:2]. [5:3]: frame_clr[14:12]. [2:0]: frame_clr[24:22].	
25h	REG1C4A	7:0	Default : 0x00	Access : R/W
(1C4Ah)	250_REG_4A_NULL[7:0] CC	ntic	4a[7:0]. [7]: VSCR_OPT=Vscroll Option	
	for 深圳市	川市鼎 於Priginal 业有限公司		(1)
	Internal l	Jse	(Read Oilly).	
			[2:0]:OHSDTA[10:8]=OSD w position. (Read only).	indows Horizontal Start
25h	REG1C4B	7:0	Default : 0x00	Access : R/W
(1C4Bh)	250_REG_4B_NULL[7:0]	7:0	[7]: Reg_ck256p_en: color key for 256 color palette enable. If CK256P_EN = 1 and 2bit/pix.  Color key = AtrSRAM[1]=1 & Font[1:0] = 1.  If CK256P_EN = 1 and 3bit/pix.  Color key = AtrSRAM[1]=1 & Font[2:0] = 1.  [6:3]: ckind = color key.  [2:0]: abm = alpha blending mode.  0: No blend 1: backgnd blend 2: foregnd blend 3: color key blend 4: not color key blend.  Others: All blend.	
26h	-	7:0	Default : -	Access : -
(1C4Ch)	-	-	Reserved.	
26h	REG1C4D	7:0	Default : 0x00	Access : R/W
(1C4Dh)	268_REG_OSD_BRI[7:0]	7:0	OSD brightness Control. 4d[7:0].	

OSD Register (Bank = 1C)					
Index (Absolute)	Mnemonic	Bit	Description		
			<ul> <li>[7]: OSDBRI_EN=OSD Brightness Enable.</li> <li>0: Disable.</li> <li>1: Enable.</li> <li>[6]: OSDBRI_DIR=OSD Brightness Control.</li> <li>0: Add.</li> <li>1: Substract.</li> <li>[5:0]:OSDBRI_VAL[5:0]=OSD Brightness Value.</li> </ul>		
27h	REG1C4E	7:0	Default : 0x00	Access : R/W	
(1C4Eh)	Mstar Co for 深圳市	鼎引	[1]: Mfont_csel = OSD 256 color palette Mono Font Color Select:		
			[0]: T256p = 256 color palett 1: Enable 0: disable.	te enable.	
27h	REG1C4F	7:0	Default : 0x00	Access : R/W	
(1C4Fh)	278_REG_4F[7:0]	7:0	4f[7:0]. [3:2]: osph_lsb. [1:0]: ospw_lsb.		
28h	REG1C50	7:0	Default : 0x00	Access : R/W	
(1C50h)	280_CLR_DATA_0[7:0]	7:0	Code clear data port 0. 50[7:0]. [7:0]:CODECLRDATA[7:0]=0	SD Code Clear Data.	
28h	REG1C51	7:0	Default : 0x00	Access : R/W	
(1C51h)	288_CLR_DATA_1[7:0]	7:0	Code clear data port 1. 51[7:0]. [7:0]:ATRCLRDAT[7:0]=OSD Attribute Clear Data (lower 8bits).		
29h	REG1C52	7:0	Default : 0x00	Access : R/W	
(1C52h)	290_CLR_DATA_2[7:0]	7:0	Code clear data port 2. 52[7:0]. [6:4]:ATRCLRDAT[10:8]=OS	D Attribute Clear data.	

Index	Mnemonic	Bit	Description	
(Absolute)		BIL	Description	
			[3:0]:CODECLRDAT[11:	8]=OSD Code Clear Data.
29h	REG1C53	7:0	Default : 0x00	Access : R/W
(1C53h)	7:0 Code clear addr L. 53[7:0]. [7:0]:OSDCLR_ADR[7:0]=OSD Clear St (lower 8bits).		]=OSD Clear Starting address	
2Ah	REG1C54	7:0	Default : 0x00	Access : R/W
(1C54h)	2A0_REG_54[7:0]	7:0	Code clear addr H. 54[7:0]. [7]: ATR1_CLREN=OSD Attribute High Clear Enable. [6]: ATR0_CLREN=OSD Attribute Low Clear Enable. [5]: CODE1_CLREN=OSD Code High Clear Enable. [4]: CODE0_CLREN=OSD Code Low Clear Enable. [1:0]:QSDCLR_ADR[9:8]=OSD Clear Starting Address.	
2Ah	REG1C55	7:0	Default : 0x00	Access : R/W
(1C55h)	2A8_REG <b>[55[7</b> :0] <b>采</b>	市鼎	Code clear offset. 55[7:0].	
	Internal	Use	[6:0]:OSDCLR_OFST[6:	0]=OSD Clear Offset.
2Bh	REG1C56	7:0	Default: 0x01	Access: R/W
(1C56h)	2B0_REG_56[7:0]	7:0	Code clear width. 56[7:0]. [6:0]:OSDCLR_WID[6:0]	)]=OSD Clear Width.
2Bh	REG1C57	7:0	Default : 0x01	Access : R/W
(1C57h)	2B8_REG_57[7:0]	7:0	Code clear height. 57[7:0]. [6:0]:OSDCLR_HIGT[6:0]=OSD Clear Height.	
2Ch	REG1C58	7:0	Default : 0x00	Access : R/W
(1C58h)	2C0_REG_58[7:0]	7:0	Code clear command.  58[7:0].  [0]: BLK_CLR_EN=OSD Block Clear Enable.	
2Ch	REG1C59	7:0	Default : 0x00	Access: R/W
(1C59h)	2C8_REG_59[7:0]	7:0	Ckey01. 59[7:0]. [7:4]: ckey0=Color Key Index0. [3:0]: ckey1=Color Key Index1.	
2Dh	REG1C5A	7:0	Default : 0x00	Access : R/W
			+	

OSD Regi	ister (Bank = 1C)				
Index (Absolute)	Mnemonic	Bit	Description		
			5a[7:0]. [7:4]: ckey2=Color Key Index2. [3:0]: ckey3=Color Key Index3.		
2Dh	REG1C5B	7:0	Default : 0x00	Access : R/W	
(1C5Bh)	2D8_REG_5B[7:0]	7:0	Ckey45. 5b[7:0]. [7:4]: ckey4=Color Key Index4. [3:0]: ckey5=Color Key Index5.		
2Eh	REG1C5C	7:0	Default : 0x00	Access : R/W	
(1C5Ch)	2E0_REG_5C[7:0]	7:0	Ckey67. 5c[7:0]. [7:4]: ckey6=Color Key Index6 only for 16 cp. [3:0]: ckey7=Color Key Index7 only for 16 cp.		
3Bh	REG1C77/star Co	7-0	Default : 0x00	Access : R/W	
(1C77h)	3B8_REG_77[7:0]	7:0	77[7:0], [1]: OSD DE INT MA	ASK [2]: OSD DE INT CLEAR.	
3Ch ~ 3Ch	- TOT 深圳口	了标	Default:业有限2	Access : -	
(1C78h ~ 1C79h)	Internal l	Jse	Reserved.		
50h	REG1CA0	7:0	Default : 0x00	Access : R/W	
(1CA0h)	507_ENIOBURST	7	A0[7]. [0]: TOSB_MD=OSD SRAM I, 0: Disable. 1: Enable.	/O Access Burst Mode.	
	506_CLEARCODE	6	A0[6]. [0]: CLR=OSD Clear Bit. (WO). 0: Normal. 1: Clear code with 00h, attrib	oute with 00h.	
	505_IOCPRAMEN	5	A0[5].		
	504_IOFRAMEN	4	A0[4]. [0]: RF=OSD RAM Font I/O A 0: Disable. 1: Enable.	Access.	
	503_IOCRAMEN	3	A0[3]. [0]: DC=OSD Display Code I/O Access. 0: Disable. 1: Enable.		

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
	502_IOARAMEN	2	A0[2]. [0]: DA=OSD Display Attribut 0: Disable. 1: Enable.	te I/O Access.
	501_IOREG_WBSTEN	1	A0[1]. [0]: ORBW_MD=OSD Register Burst Write Mode. 0: Disable. 1: Enable.  A0[0]. [0]: ORBR_MD=OSD Register Burst Read Mode. 0: Disable. 1: Enable.	
	500_IOREG_RBSTEN	0		
50h	REG1CA1	7:0	Default : 0x00	Access : R/W
(1CA1h)	- Mstar Co 508_OSDRA[5:0]	7:6 17:10 5:0	Reserved. A1[5:0]. [5:0]:OSDRA=OSD Register Address Port.	
51h	REG1CA2	7:0	Default : 0x00	Access : R/W
(1CA2h)	510_OSDRD[7:0] MAIL		A2[7:0]. \( \) [7:0]:OSDRD=OSD Register Data Port.	
51h	REG1CA3	7:0	Default : 0x00	Access : R/W
(1CA3h)	518_OSDFA[7:0]	7:0	A3[7:0]. [7:0]:OSDFA=OSD RAM Font	: Address Port.
52h	REG1CA4	7:0	Default : 0x00	Access : R/W
(1CA4h)	520_OSDFD[7:0]	7:0	A4[7:0]. [7:0]:OSDFD=OSD RAM Font	t Data Port.
52h	REG1CA5	7:0	Default : 0x00	Access : R/W
(1CA5h)	528_DISPCA_L[7:0]	7:0	A5[7:0]. [7:0]:DISPCA[7:0]=OSD Disp	olay Code Address Port.
53h	REG1CA6	7:0	Default : 0x00	Access : R/W
(1CA6h)	-	7:3	Reserved.	
	530_DISPCA_H[2:0]	2:0	A6[2:0]. [2:0]:DISPCA[10:8]=See description for DISPCA[7:0].	
53h	REG1CA7	7:0	Default : 0x00	Access : R/W
(1CA7h)	538_DISPCWD_L[7:0]	7:0	A7[7:0].  Note: When BK0 h0057 bit 0: [7:0]:DISPCWD[7:0]=OSD D	

OSD Regi	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
			(R/W).  Note: When BK0 h0057 bit 0 [7:0]:DISPCRD[7:0]=OSD Di (RO).	
54h	REG1CA8	7:0	Default : 0x00	Access : R/W
(1CA8h)	540_DISPAA_L[7:0]	7:0	A8[7:0]. [7:0]:DISPAA[7:0]=OSD Disp	play Attribute Address Port.
54h	REG1CA9	7:0	Default : 0x00	Access : R/W
(1CA9h)	-	7:3	Reserved.	
	548_DISPAA_H[2:0]	2:0	A9[2:0]. [2:0]:DISPAA[10:8]=See des	scription for DISPAA[7:0].
55h	REG1CAA	7:0	Default : 0x00	Access : R/W
(1CAAh)	for 深圳市	鼎	Aa[7:0]. Note: When BK0 h0057 bit 0=0. [7:0]:DISPAWD[7:0]=OSD Display Attribute Write Data Port. (R/W). Note: When BK0 h0057 bit 0=1. [7:0]:DISPARD[7:0]=OSD Display Attribute Read Data Port(RO).	
56h	REG1CAC	7:0	Default : 0x00	Access : R/W
(1CACh)	560_256CPAWD[7:0]	7:0	Ac[7:0]. OSD 256 Color Palette Addre	-
56h	REG1CAD	7:0	Default : 0x00	Access : R/W
(1CADh)	568_256CPDWD[7:0]	7:0	Ad[7:0]. OSD 256 Color Palette Data	port.
57h	REG1CAE	7:0	Default : 0x00	Access : R/W
(1CAEh)	574_CODE_EXT_DATA[3:0]	7:4	Ae[7:4]. When BK0 h0057 bit 0=0. [2:0]:DISPCWD[11:9]=See description for DISPCWD. (R/W). When BK0 h0057 bit 0=1. [2:0]:DISPCWD[11:9]=See description for DISPCRD. (RO). Note: When OSD BK h0024 bit 1=1. DISPCWD[11:10]=Double Width Control. 0x: Disable.	

OSD Reg	ister (Bank = 1C)			
Index (Absolute)	Mnemonic	Bit	Description	
	11: The DISPO		10: The 1st double wodth font. 11: The 2nd double width font. DISPCWD[9:0]=OSD Display Font Index. Note: When OSD BK h0024 bit 1=0. DISPCWD[10]=OSD Italic Control. 0: Disable. 1: Enable. DISPCWD[9:0]=OSD Display Font Index.	
	573_FONT_INDEX8	3	Ae[3]. [0]: OSDFA[8]=See description for OSDFA[7:0] (R/W).	
	573_FONT_INDEX9	2	Ae[2]. [0]: OSDFA[9]=See description for OSDFA[7:0] (R/W).	
	571_CA_RD_RDY  Mstar Co	1 Infic	Ae[1]. [0]: CA_RD_RDY=OSD Display Code and Attribute Read Ready. (RO).	
	570_CA_NO_WRITE大川下	鼎	Ae[0]: CA_RD_EN=OSD Display Code and Attribute Read Enable.	
	Internal l	Jse	(R/W).	
57h (1CAFh)	REG1CAF	<b>7:0</b>	Default: 0x00 Access: R/W Reserved.	
	57C_ATR_EXT_DATA[2:0]	6:4	Af[6:4]. When BK0 h0057 bit 0=0. [2:0]:DISPAWD[10:8]=See description for DISPAWD[7:0]. (R/W). When BK0 h0057 bit 0=1. [2:0]:DISPARD[10:8]=See description for DISPARD[7:0]. (RO). Note: When OSD BK h0008 bit 0=0, OSD BK h0024 bit 0=1 & OSD BK h0024 bit 3=1. [2:0]:DISPAWD[10:8]=Double High Control. 00x: Disable. 010: The 1st x2 high font. 101: The 2nd x2 high font. 100: The 1st x4 high font. 110: The 3rd x4 high font. 111: The 4th x4 high font. DISPAWD[7]=OSD Blink Control.	

<b>OSD Reg</b>	OSD Register (Bank = 1C)				
Index (Absolute)	Mnemonic	Bit	Description		
(Absolute)	Mstar Co for 深圳市 Internal U	鼎	0: Disable. 1: Enable. DISPAWD[6:4]=OSD Foreground Color Select. 000: Color index 0. 001: Color index 1 111: Color index 7. DISPAWD[3]=OSD Transparency Control. 0: Disable. 1: Enable. DISPAWD[2:0]=OSD Background Color Select. 000: Color index 0. 001: Color index 1 111: Color index 7. Note: When OSD BK h0008 bit 0=0,OSD BK h0021 bit 5, bit 4 = 2*bi1 & OSD BK h0024 bit 0=0. DISPAWD[8]=OSD Half-transparency Control. 0: Disable. 1: Enable. DISPAWD[7]=OSD Blink Control. 0: Disable. 1: Enable. DISPAWD[6:4]=OSD Foreground Color Select. 000: Color index 0. 001: Color index 7. DISPAWD[3]=OSD Character Underline Control. 0: Disable. 1: Enable. DISPAWD[2:0]=OSD Background Color Select. 000: Color index 1 111: Color index 7. DISPAWD[2:0]=OSD Background Color Select. 000: Color index 0. 001: Color index 0. 001: Color index 1 111: Color index 7. Note: When OSD BK h0008 bit 0=1, OSD BK h0021 bit 4=0 & OSD BK h0024 bit0=0. DISPAWD[10]=OSD Blink Control.		

OSD Reg	OSD Register (Bank = 1C)					
Index (Absolute)	Mnemonic	Bit	Description			
			1: Enable. DISPAWD[9]=OSD Character Border Control. 0: Disable. 1: Enable. DISPAWD[8]=OSD Character Underline Control. 0: Disable. 1: Enable. DISPAWD[7:4]=OSD Foreground Color Select. 0000: Color index 0. 0001: Color index 1.			
			1111: Color index 15.			
	-	3:0	Reserved.			

Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## CHIPTOP Register (Bank = 1E)

CHIPTOF	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG1E00	7:0	Default : 0x00	Access : R/W
(1E00h)	CHIP_CONFIG_OVERWRITE[7:0]	7:0	Chip config overwrite.  [0]: Sel_sbus_oven.  [1]: Sel_sbus_ov.  [2]: Sel_dbus_oven.  [3]: Sel_dbus_ov.  others: Reserved.	
00h	REG1E01	7:0	Default : 0x00	Access : R/W
(1E01h)	CHIP_CONFIG_OVERWRITE[15:8]	7:0	See description of '1E00h'.	
01h	-	7:0	Default : -	Access : -
(1E02h)	-	_	Reserved.	1
01h	REG1E03	7:0	Default : 0x00	Access : R/W
(1E03h)	SBSETL IVISIAI COII	196	Series bus pads set low.	
	SBSETH for 深圳市場	<b>16</b>	Series bus pads set high.	司
-	SETL	5	Digital pads set low.	
	SETH INTERNAL US	<b>C</b> 4 (	Digital pads set high.	
	-	3	Reserved.	
	UART_RX_ENABLE	2	1: Enable UARTO RX. 0: Disable UARTO RX.	
	JTAG_DISABLE	1	0: Enable jtag. 1: Disable jtag.	
	DHC_DFT	0	0: Disable. 1: Set DHC in DFT mode.	
02h	REG1E04	7:0	Default : 0x00	Access : R/W
(1E04h)	TEST_OUT_MODE[1:0]	7:6	Pad_sar[3:0] control.  [0]: 0 controlled by pad_top.  1 controlled by sar_top.  [1]: Reserved.	
	OSC_MODE[1:0]	5:4	Delay chain mode. 0: Low IR drop. 1: Whole chip. 2: High IR drop. 3: Audio dsp.	Jou MC manda
1	CARD_MS[1:0]	3:2	Specify 9 pads for card read	der MS mode.

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: Disable. others: See GPIO table.	
	CARD_SD[1:0]	1:0	Specify 10 pads for card reader SD mode.  0: Disable. others: See GPIO table.	
02h	REG1E05	7:0	Default : 0x00	Access: RO, R/W
(1E05h)	-	7:6	Reserved.	
	GP_DDCR_CK_IN	5	C readback when pad_ddcr	om_clk use as GPIO.
	GP_DDCR_DA_IN	4	C readback when pad_ddcr	om_dat use as GPIO.
	GP_DDCR_CK_OEN	3	OEN control when pad_ddcrom_clk use as GPIO.	
	GP_DDCR_CK_OUT	2	I control when pad_ddcrom_clk use as GPIO.	
	GP_DDCR_DA_OEN	1	OEN control when pad_ddc	rom_dat use as GPIO.
	GP_DDCR_DA_OUT	Fi 0 C	I control when pad_ddcrom_dat use as GPIO.	
03h	REG1E06	7:0	Default : 0x00	Access : R/W
(1E06h)	- tor 深圳市県	計本	Reserved. 1目 限公	「同」
	TCOM Internal Us	e <sup>6</sup> (	0: Disable. 1: Specify pad_gpiob as tcc	on function.
	-	5:0	Reserved.	
03h	REG1E07	7:0	Default : 0xE0	Access : R/W
(1E07h)	PWM_OEN[3:0]	7:4	Output enable_bar of PWM Initial should be input for careset.	pads. apturing CHIP_CONFIG while
	-	3:2	Reserved.	
	DDCROM_GPIO	1	0: Disable. 1: Specify pad_ddcrom_xx	as gpio function.
	DDCROM_EN	0	0: Disable. 1: Specify pad_ddcrom_xx	as ddcrom function.
04h	-	7:0	Default : -	Access : -
(1E08h)	-	-	Reserved.	
04h	REG1E09	7:0	Default : 0x00	Access : R/W
(1E09h)	IIC_MST[3:0]	7:4	Selection of specify 2 pads 0: Disable. others: See GPIO table.	as iic master function.
	JTAG_8051[1:0]	3:2	Selection of specify 4 pads	as JTAG_8051 function.

Index (Absolute)	Register (Bank = 1E)  Mnemonic	Bit	Description		
,			0: Disable. 1: Pad_sar[3:0]. 2: Pad_pwm[1:0] + pad_ddcrom*. 3: Pad_gpiom[3:0].		
	JTAG_AU[1:0]	1:0 Selection of specify 4 pads as JTAG_AUdio funct 0: Disable. 1: Pad_gpiod[3:0]. 2: Pad_idk + pad_di[2:0]. 3: Pad_di[7:4].		as JTAG_AUdio function.	
05h	REG1E0A	7:0	Default : 0x00	Access : R/W	
(1E0Ah)	-	7	Reserved.		
	BT656_OUT[2:0]	6:4	Selection of specify 8 pads 8 0: Disable.	as bt656 out function.	
	Mstar Con	fide	others: See GPIO table.		
	for 深圳市	計和	Selection of specify 2 pads as bt656[9:8] function (for testing prupose).		
	Internal Us	<b>A</b> (	1: Pad_Ihsync for bt656[8],	pad_lvsync for bt656[9].	
	BT656_IN[2:0]	2:0	Selection of specify 8 pads as bt656[7:0] function.  0: Disable.		
05h	REG1E0B	7:0	others: See GPIO table. <b>Default: 0x00</b>	Access : R/W	
(1E0Bh)	-	7.0	Reserved.	Access : K/ W	
	UART1[2:0]	6:4	Selection of specify 2 pads as UART1 function.  0: Disable. others: See GPIO table.		
	UART0[3:0]	3:0	Selection of specify 2 pads as UART0 unction.  0: Disable. others: See GPIO table.		
06h	REG1E0C	7:0	Default : 0x00	Access : R/W	
(1E0Ch)	I2S_OUT1[3:0]	7:4	Selection of specify 4 pads a 0: Disable. others: See GPIO table.		
	I2S_IN[3:0]	3:0	Selection of specify 3 pads as I2S in function.  0: Disable. others: See GPIO table.		

CHIPTOP	Register (Bank = 1E)	1		
Index (Absolute)	Mnemonic	Bit	Description	
06h	REG1E0D	7:0	Default : 0x00	Access : R/W
(1E0Dh)	-	7:5	Reserved.	
	SB_DAT_OUT_OEN	4	Reserved.	
	I2S_MUTE[3:0]	3:0	Selection of specify 1 pads 0: Disable. others: See GPIO table.	as I2S mute function.
07h	REG1E0E	7:0	Default : 0x00	Access : R/W
(1E0Eh)	GPIO_A	7	0: Disable. 1: Specify pad_iclk + pad_c	di[7:0] as GPIOA.
	-	6:4	Reserved.	
	HDMI_CEC[3:0]	3:0	Selection of specify 1 pads 0: Disable. others: See GPIO table.	as HDMI_CEC function.
07h (1E0Fh)	REG1EOF MStar Con	7:0	Default : 0x00	Access : R/W
	GPIO_TIPOr 深圳市,	帮	0: Disable./ 1: Specify pad_gpiot[3:0] a	s GPIOT.
	GPIO_R Internal Us	<b>e</b> 5 (	0: Disable. 1: Specify pad_gpior[10:0]	as GPIOR.
	GPIO_M	4	Dbus pads setL (rev_c eco)	•
	GPIO_L	3	0: Disable. 1: Specify pad_gpiol[4:0] as GPIOL.	
	GPIO_H	2	Dbus pads setH (rev_c eco).	
	GPIO_D	1	0: Disable. 1: Specify pad_gpiod[18:0]	as GPIOD.
	GPIO_B	0	0: Disable. 1: Specify pad_gpiob[13:0]	as GPIOB.
08h	REG1E10	7:0	Default : 0x00	Access : R/W
(1E10h)	GPIOA_OUT[7:0]	7:0	I control when specify pad_	iclk + pad_di[7:0] as GPIOA.
08h	REG1E11	7:0	Default : 0x00	Access : R/W
(1E11h)	GPIOL_OUT[4:0]	7:3	I control when specify pad_	gpiol[4:0] as GPIOL.
	GPIOA_OUT[10:8]	2:0	See description of '1E10h'.	
09h	REG1E12	7:0	Default : 0x00	Access : R/W
(1E12h)	GPIOA_OEN[7:0]	7:0	OEN control when specify p	ad_idk + pad_di[7:0] as

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
09h	REG1E13	7:0	Default : 0xF8	Access : R/W
(1E13h)	GPIOL_OEN[4:0]	7:3	OEN control when specify p	pad_gpiol[4:0] as GPIOL.
	GPIOA_OEN[10:8]	2:0	See description of '1E12h'.	
0Ah	REG1E14	7:0	Default : 0x00	Access : R/W
(1E14h)	GPIOB_OUT[7:0]	7:0	I control when specify pad	_gpiob[15:0] as GPIOB.
0Ah	REG1E15	7:0	Default : 0x00	Access : R/W
(1E15h)	GPIOB_OUT[15:8]	7:0	See description of '1E14h'.	
0Bh	REG1E16	7:0	Default : 0xFF	Access : R/W
(1E16h)	GPIOB_OEN[7:0]	7:0	OEN control when specify p	pad_gpiob[15:0] as GPIOB.
0Bh	REG1E17	7:0	Default : 0xFF	Access : R/W
(1E17h)	GPIOB_OEN[15:8]	7:0	See description of '1E16h'.	
0Ch	REG1E18	7:0	Default : 0x00	Access : R/W
(1E18h)	GPIOD_OUT[7:0] ar Con	12:00	Control when specify pad_gpiod[18:0] as GPIOD.	
0Ch	REG1E19 Cr 泛空十川 古山	7:0	Default: 0x00 ( Access : R/W	
(1E19h)	GPIOD_OUT[15:8]	7:0	See description of '1E18h'.	
0Dh	REG1E1ANTERNAL US	7:0	Default : 0x00	Access : R/W
(1E1Ah)	GPIOM_OUT[3:0]	7:4	I control when pad_gpiom[3:0] is GPIOM.	
	-	3	Reserved.	
	GPIOD_OUT[18:16]	2:0	See description of '1E18h'.	
0Dh	REG1E1B	7:0	Default : 0x00	Access : R/W
(1E1Bh)	-	7:4	Reserved.	
	GPIOT_OUT[3:0]	3:0	I control when specify pad	_gpiot[3:0] as GPIOT.
0Eh	REG1E1C	7:0	Default : 0xFF	Access : R/W
(1E1Ch)	GPIOD_OEN[7:0]	7:0	OEN control when specify p	pad_gpiod[18:0] as GPIOD.
0Eh	REG1E1D	7:0	Default : 0xFF	Access : R/W
(1E1Dh)	GPIOD_OEN[15:8]	7:0	See description of '1E1Ch'.	
0Fh	REG1E1E	7:0	Default : 0xF7	Access : R/W
(1E1Eh)	GPIOM_OEN[3:0]	7:4	OEN control when pad_gpi	om[3:0] is GPIOM.
	-	3	Reserved.	
	GPIOD_OEN[18:16]	2:0	See description of '1E1Ch'.	
0Fh	REG1E1F	7:0	Default : 0x0F	Access : R/W
(1E1Fh)	-	7:4	Reserved.	

	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPIOT_OEN[3:0]	3:0	OEN control when specify pad_gpiot[3:0] as GPIO	
10h	REG1E20	7:0	Default : 0x00	Access : R/W
(1E20h)	-	7:3	Reserved.	
	MCU_QUICK_RST	2	0: Normal. 1: Mcu quick reset.	
	MCU_RESET	1	1: Mcu reset by s/w.	
	POFF_RST_EN	0	1: Power off reset enable.	
11h	REG1E22	7:0	Default : 0x00	Access : R/W
(1E22h)	-	7:6	Reserved.	
	STC0SYN_RST	5	Stc0 synthesizer software reset, active high.	
	USBSYN_RST	4	Usb synthesizer software reset, active high.	
	DE_ONLY_F2	3	DE only mode for SC_TOP main window.	
	DE_ONLY_F1Star Con	fige	DE only mode for SC_TOP	PIP window.
(	CLK_VD_SEL 深圳市!	鼎和	Select vd clock from adc1 c 0: Select VD_ADC_CLK.	<b>\</b>
	Internal He	0	1: Select ADC_CLK.	
	sw_mcu_clk	<b>C</b> <sub>0</sub> (	Mcu clock setting.	
			1'b0: DFT_live.	
441	DE01533		1'b1: select the output acco	
11h (1E23h)	REG1E23	7:0	Default : 0x00	Access : R/W
(12311)	-	7	Reserved.	
	UPDATE_DC0_SYNC_CW	6	Update the control words of DC0 synthesizer that is. Synchronized to STC0.	
	-	5:4	Reserved.	
	UPDATE_DC0_FREERUN_CW	3	Update the control words o synthesizer.	f DC0 free-running
	-	2	Reserved.	
	UPDATE_STC0_CW	1	Update control word of the	synthesizer STC0.
	-	0	Reserved.	
12h	REG1E24	7:0	Default : 0x01	Access : R/W
(1E24h)	CKG_RIU[3:0]	7:4	[0]: Select clk_vd_p from 8 0: Clk_vd_p from 8*fsc. 1: Clk_vd_p from vif_43m. [1]: Clk_vif selection for clk	

СНІРТОР	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			0: Select 43m. 1: Select 86m. [2]: Sbm_sda_oez selection 0: From sbm_sda_out (oper 1: From sbm_sda_oez. [3]: Di clock selection (ccir6 0: From clk_idclk_f2 (main value) 1: From clk_idclk_f1(sub win	n drain). 56 in). window).
	- CKG_USB30[1:0]	3:2 1:0	Reserved.  Clk_uhc clock setting.	
			[0]: Disable clock. [1]: Invert clock.	
12h	REG1E25	7:0	Default : 0x00	Access : R/W
(1E25h)	CKG_MIU[3:0] for 深圳市, Internal Us  CKG_DDR[3:0]	鼎科	Clk_miu_clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2]: select clock source.  00: 200MHz (mempll out).  01: 170MHz.  10: 216MHz (rev_d eco).  11: 100MHz (mempll div 2).  Clk_miu2 clock setting.  [0]: Disable clock.	
			[1]: Invert clock.  Selection of test clk out for [2]: 0 => select clk_ft0lb; 1 [3]: 0 => select clk_ca0lb;	=> select clk_ft1lb.
13h	REG1E26	7:0	Default : 0x00	Access : R/W
(1E26h)	CKG_AEON[1:0]	7:6	Clk_osdlb_p clock source se 2'b00: from odclk. 2'b01: from idclk1 with gatin 2'b10: from idclk2 with gatin 2'b11: reserved.	ng.
	CKG_TCK[1:0]	5:4	Clk_tck clock setting. [0]: Disable clock. [1]: Invert clock.	
	CKG_TS0[3:0]	3:0	Clk_mini clock setting. [0]: Disable clock.	

СНІРТОР	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			<ul><li>[1]: Invert clock.</li><li>[2]: Select clock source.</li><li>1: From clk_DFT.</li><li>0: From clk_mini_buf.</li><li>Clk_miu2 clock setting.</li><li>[3]: Force from clk_DFT.</li></ul>	
13h	REG1E27	7:0	Default : 0x01	Access : R/W
(1E27h)	Mstar Conf ckg_tspf3:01 深圳市り Internal Us	<b>13:₹</b>	Clk_mcp clock setting.  [3]: 1 => from clk_DFT.  0 => from clk_mcp_p.  Clk_usb clock setting.  [2]: Select clock source.  1: From clk_DFT.  0: From clk_usb_buf.  [1]: Invert clock.  [0]: Disable clock.  Clk_ft0lb, clk_ft1lb, clk_ca0l  Clock source setting.  [3]: 1 => from clk_DFT.  0 => from clk_xxx_p.  Clk_mload clock setting.  [2]: Select clock source.  1: From clk_DFT.  0: From clk_mload_p.  [1]: Invert clock.  [0]: Disable clock.	b, clk_ca1lb.
14h	REG1E28	7:0	Default : 0x00	Access : R/W
(1E28h)	CKG_MAD_STC[3:0]	7:4	Clk_ca0lb clock setting.  [0]: Disable clock.  [1]: Invert clock.  Clk_ca1lb clock setting.  [2]: Disable clock.  [3]: Invert clock.	
	-	3:0	Reserved.	T
14h	REG1E29	7:0	Default : 0x18	Access : R/W
(1E29h)	CKG_MVD[3:0]	7:4	Clk_mcu_mail0/clk_mcu_ma [0]: Disable clock. [1]: Invert clock.	ail1 clock setting.

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			[3:2]: clock source select. For clk_mcu_mail0. 2'b00: from clk_hkmcu_p. 2'b01: from clk_vdmcu_p. For clk_mcu_mail1. 2'b00: from clk_vdmcu_p. 2'b01: from clk_hkmcu_p. 2'b10: reserved. 2'b11: from clk_DFT.	
	CKG_MVD_BOOT[3:0]	3:0	Reserved.	
15h (1E2Ah)	REG1E2A CKG_DC0[3:0]	<b>7:0</b> 7:4	Default : 0x11  Clk_ft0lb clock setting.	Access : R/W
	Mstar Conf for 深圳市県	fide 副科	[0]: Disable clock. [1]: Invert clock. Clk_ft1lb clock setting. [2]: Disable clock. [3]: Invert clock.	司
	ckg_M4V[3:0] ernal Us	e <sup>3:0</sup> C	Clk_mcp clock setting. [0]: Disable clock.	
			<ul><li>[1]: Invert clock.</li><li>[3:2]: select clock source.</li><li>00: 200MHz (mempll out).</li><li>01: 170MHz.</li><li>10: 123MHz.</li></ul>	
			11: 100MHz (mempll div 2).	
15h (1E2Bh)	REG1E2B  CKG_GE[3:0]	<b>7:0</b> 7:4	Default: 0x11  Clk_osd2 clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: select clock source. 00: Idclk. 01: Odclk1 with gating. 10: Odclk2 with gating. 11: Clk_DFT.	Access: R/W
	CKG_DHC_SBM[3:0]	3:0	Clk_dhc_sbm clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2]: select clock source.	

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			00: 12MHz. 01: 36MHz. 10: 62MHz. 11: Select XTAL.	
16h	REG1E2C	7:0	Default : 0x11	Access : R/W
(1E2Ch)	CKG_GOPG1[3:0]	7:4	Clk_ca0lb2 clock setting.  [0]: Disable clock.  [1]: Invert clock.  Clk_ca1lb2 clock setting.  [2]: Disable clock.  [3]: Invert clock.	
	CKG_GOPG0[3:0]  Mstar Con	3:0	Clk_ft0lb2 clock setting.  [0]: Disable clock.  [1]: Invert clock.  Clk_ft1lb2 clock setting.  [2]: Disable clock.	_
	for 深圳市!	引不	[3]: Invert clock.	' <b>口</b>
			- 4 1 4 4	
16h (1E2Dh)	CKG_VD[3:0]	<b>7:0</b> 7:4	Default: 0x11  Clk_vd clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2] 2'b00: clk_vd_p.  01: Clk_vif_43m.  10: Test clk in.  11: Clk_DFT.	Access : R/W
_		<del>(() (</del>	Clk_vd clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2] 2'b00: clk_vd_p.  01: Clk_vif_43m.  10: Test clk in.	a0lb2, clk_ca1lb2 clock

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
	CKG_VD200[2:0]	7:5	Clk_vd200 clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2]: select clock source.  00: 216MHz.  01: 216MHz.  10: 216MHz.  11: Select XTAL.	
	CKG_VDMCU[4:0]	4:0	Reserved.	
17h	REG1E2F	7:0	Default : 0x12	Access : R/W
(1E2Fh)	-	7	Reserved.	
	CKG_DHC[5:0]	6:1	Clk_dhc clock setting. [0]: Disable clock. [1]: Invert clock.	
	Mstar Cont	ide	[1]: Invert clock. [5:2]: select clock source.	
	for 深圳市県		0000: 12MHz. 0001: 54MHz.	司
	Internal Us	e C	0010: 62MHz. 0011: 72MHz.	
			0100: 86MHz. 0101: 108MHz.	
			0110: 0.	
			0111: 0.	
	CKC 7/D300[3]	_	1xxx: XTAL.	
401-	CKG_VD200[3]	0	See description of '1E2Eh'.	A D /N/
18h (1E30h)	REG1E30	7:0	Default : 0x10	Access : R/W
(113011)	CKG_FICLK_F2[3:0]	7:4	Clk_fickl_f2 clock setting. [0]: Disable clock.	
			[1]: Invert clock.	
			[3:2]: select clock source.	
			2b'00: select clk_idclk2.	
			01: Select clk_fclk. 10: 0.	
			11: Select XTAL.	
	CKG_FICLK_F1[3:0]	3:0	Clk_fickl_f1 clock setting.	
			[0]: Disable clock.	
			[1]: Invert clock.	
			[3:2]: select clock source.	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			2b'00: select clk_idclk1. 01: Select clk_fclk. 10: 0. 11: Select XTAL.	
18h	REG1E31	7:0	Default : 0x10	Access : R/W
(1E31h)	CKG_PCM[3:0]	7:4	Clk_pcm clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: select clock source. 00: 27MHz. 01: 27MHz. 10: XTAL. 11: XTAL.	
	- 14 (	3:0	Reserved.	
19h	REG1E32VISTAL CON	7:0	Default: 0x00	Access : R/W
(1E32h)	CKG_PCI[3:0] 宋圳市	3:0	Reserved./有限公	司
19h	REG1E33 nternal Us	G:0	Default : 0x11	Access : R/W
(1E33h)	CKG_VIF0[3:0]	7:4	Clk_vif_43m clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2]: select clock source.  00: Select 43MHz.  01: Select 43MHz.  10: Select 43MHz.	
	CKG_VIF1[3:0]	3:0	Clk_vif_86m clock setting.  [0]: Disable clock.  [1]: Invert clock.  [3:2]: select clock source.  00: Select 86MHz.  10: Select 86MHz.  11: Select XTAL.	
1Ah	REG1E34	7:0	Default : 0x01	Access : R/W
(1E34h)	CKG_SDR[3:0]	7:4	Reserved.	
	CKG_DAC[3:0]	3:0	Clk_dac clock setting.	

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			[0]: Disable clock. [1]: Invert clock. [3:2]: select clock source. 00: Select odclk. 01: Select clk_vif_43m. 10: Select clk_vd. 11: Select XTAL.	
1Ah	REG1E35	7:0	Default : 0x01	Access : R/W
(1E35h)	-	7:6	Reserved.	
	Mstar Conf for 深圳市県 Internal Us	鼎科	Clk_fclk clock setting.  [0]: Disable clock.  [1]: Invert clock.  [5:2]: select clock source.  0000: Select FIX_CLK from  0001: Select clk_miu.  0010: Select clk_odclk.  0011: Select 216MHz.  0100: Select clk_idclk2.  0101: Select 200MHz.  0110: 0.  0111: Select XTAL.  1xxx: Select XTAL.	
1Bh	REG1E36	7:0	Default : 0x01	Access : R/W
(1E36h)	-	7:6	Reserved.	
	CKG_FMCLK[5:0]	5:0	Clk_fmclk clock setting.  [0]: Disable clock.  [1]: Invert clock.  [5:2]: select clock source.  0000: Select clk_miu.  0001: Select FIX_CLK from  0010: Select clk_odclk.  0011: 0.  0100: Select clk_idclk2.  0101: 0.  0110: 0.  0111: 0.  1xxx: Select DFT_live.	MPLL.
1Bh	REG1E37	7:0	Default : 0x20	Access : R/W

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:6	Reserved.	
	CKG_ODCLK[5:0]	5:0	Clk_odclk clock setting.  [0]: Disable clock.  [1]: Invert clock.  [5:2]: select clock source.  0000: Select clk_adc.  0001: Select clk_dvi.  0010: Select clk_vd.  0011: 1.  0100: 1.  0101: Select external DI clo  0110: Select clk_vd_adc.	ck.
			0111: Select clk_lpll_buf.	
			1xxxx: Select XTAL.	ı
1Ch	REG1E38/Star Con	7:0	Default 0x0D	Access : R/W
(1E38h)	CKG_JPD[5:0] 深圳市第Internal Us	5:0	Reserved.  Clk_jpd clock setting.  [0]: Disable clock.  [1]: Invert clock.  [4:2]: select clock source.  000: Select clk_mpll_div.  001: Select 160MHz.  010: Select 123MHz.  101: Select 123MHz.  100: Select 108MHz.  101: Mempll_clk_buf.  110: Mempll_clk_buf.  110: Mempll_clk_buf_div2.  111: Select 86MHz.  [5]: Reserved.  Default: 0x01	Access: R/W
1Cn (1E39h)	KEGTEGA			ACCESS : K/W
( <b>,</b>	CKG_FCIE[6:0]	6:0	Reserved.  Clk_fcie clock setting.  [0]: Disable clock.  [1]: Invert clock.  [6:2]: select clock source.  5'b00000: clk86_div256.  5'b00001: clk86_div64.  5'b00010: clk86_div16.	

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			5'b00011: clk54_div4.	
			5'b00100: clk72_div4.	
			5'b00101: clk86_div4.	
			5'b00110: clk54_div2.	
			5'b00111: clk72_div2.	
			5'b01000: clk86_div2.	
			5'b01001: 54MHz.	
			5'b01010: 72MHz.	
			5'b01011: 0.	
			5'b01100: 0.	
			5'b01101: 0.	
			5'b01110: 0.	
			5'b01111: 0.	
			5'b1xxxx: select XTAL.	Т
1Dh	REG1E3A/star Cont	7:0	Default : 0x11	Access : R/W
(1E3Ah)	CKG_TSOUT[3:0]	7:4	Reserved.	
	CKG_TS2[3:0] 深圳市界	<b>谓:亦</b>	Reserved上有限公	门
1Fh	REG1E3Entornal     c	7:0	Default : 0x20	Access : R/W
(1E3Eh)		7:6	Reserved.	
	CKG_IDCLK1[5:0]	5:0	Clk_idclk_f1 clock setting.	
			[0]: Disable clock.	
			[1]: Invert clock.	
			[5:2]: select clock source.	
			0000: Select clk_adc.	
			0001: Select clk_dvi.	
			0010: Select clk_vd.	
			0011: Select clk_odclk.	
			0100: 1.	
			0101: Select external DI clo	CK.
			0110: Select clk_vd_adc.	
			0111: 0. 1xxx: Select XTAL.	
1Fh	REG1E3F	7:0	Default : 0x21	Access : P /W
(1E3Fh)	KEGTESL			Access : R/W
(123111)	-	7:6	Reserved.	
	CKG_IDCLK2[5:0]	5:0	Clk_idclk_f2 clock setting.	
			[0]: Disable clock.	
			[1]: Invert clock.	
		<u> </u>	[5:2]: select clock source.	

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			0000: Select clk_adc. 0001: Select clk_dvi. 0010: Select clk_vd. 0011: Select clk_odclk. 0100: 1. 0101: Select external DI clo 0110: Select clk_vd_adc. 0111: 0.	ock.
			1xxx: Select XTAL.	
20h (1E40h)	REG1E40	7:0	Default : 0x00	Access : R/W
	DC0_NUM[7:0]	7:0	Numerator of the synthesize	
20h (1E41h)	REG1E41	7:0	Default : 0x00	Access : R/W
` ,	DC0_NUM[15:8]	7:0	See description of '1E40h'.	A
21h (1E42h)	REG1E42 / Star Con	i <del>7:</del> 0€	Default   0x00	Access : R/W
21h	DC0_DEN[7:0] REG1E43 OF 深圳市場	7:0	Denominator of the synthes	
(1E43h)	1 3 1 // / / / 1 1 7	7:0 -	Default: 0x00	Access : R/W
22h	DC0_DEN[15:8] REG1E44	7:0	See description of '1E42h'. <b>Default : 0x01</b>	Access : R/W
(1E44h)	-	7:4	Reserved.	Access : K/ W
	CKG_STRLD[3:0]	3:0	Clk_osd clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: select clock source. 00: Idclk. 01: Odclk1 with gating. 10: Odclk2 with gating. 11: Clk_DFT.	
22h	REG1E45	7:0	Default : 0x00	Access : R/W
(1E45h)	-	7:5	Reserved.	
	CKG_MCU[4:0]	4:0	Clk_mcu clock setting. [0]: Disable clock. [1]: Invert clock. [4:2]:. 000: 170MHz. 001: 160HMz. 010: 144MHz.	

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			011: 123MHz. 100: 108MHz. 101: Mem_clock. 110: Mem_clock div 2. 111: Xtal div 128.	
24h	REG1E48	7:0	Default : 0x00	Access : R/W
(1E48h)	USBSYN_CW[7:0]	7:0	Control word of the synthes	sizer for USB PHY.
24h	REG1E49	7:0	Default : 0x00	Access : R/W
(1E49h)	USBSYN_CW[15:8]	7:0	See description of '1E48h'.	
25h	REG1E4A	7:0	Default : 0x00	Access : R/W
(1E4Ah)	USBSYN_CW[23:16]	7:0	See description of '1E48h'.	
25h	REG1E4B	7:0	Default : 0x00	Access : R/W
(1E4Bh)	USBSYN_CW[31:24]	7:0	See description of '1E48h'.	
26h	REG1E4CVISTAL COLL	7:0	Default : 0x00	Access : R/W
(1E4Ch)	STC0SYN_CW[7:0] TILL	7:0	Control word of the synthes	siz <mark>er o</mark> f STC0 clocks.
26h	REG1E4D	7:0	Default : 0x00	Access : R/W
(1E4Dh)	STCOSYN_CW[15:8] NOT US	<del>9</del> :0	See description of '1E4Ch'.	
27h	REG1E4E	7:0	Default : 0x00	Access : R/W
(1E4Eh)	STC0SYN_CW[23:16]	7:0	See description of '1E4Ch'.	
27h	REG1E4F	7:0	Default : 0x00	Access : R/W
(1E4Fh)	STC0SYN_CW[31:24]	7:0	See description of '1E4Ch'.	
2Ah	REG1E54	7:0	Default : 0x00	Access : R/W
(1E54h)	DC0_FREERUN_CW[7:0]	7:0	Control word of the synthes	sizer of MPEG VOPO clocks.
2Ah	REG1E55	7:0	Default : 0x00	Access : R/W
(1E55h)	DC0_FREERUN_CW[15:8]	7:0	See description of '1E54h'.	
2Bh	REG1E56	7:0	Default : 0x00	Access : R/W
(1E56h)	DC0_FREERUN_CW[23:16]	7:0	See description of '1E54h'.	
2Bh	REG1E57	7:0	Default : 0x00	Access : R/W
(1E57h)	DC0_FREERUN_CW[31:24]	7:0	See description of '1E54h'.	
2Ch	REG1E58	7:0	Default : 0x05	Access : R/W
(1E58h)	-	7:6	Reserved.	
	CKG_DHC_SYNTH[3:0]	5:2	Clk_dhc_synth clock setting [0]: Gating.	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			[1]: Inverse. [3:2] = 2_b00: MPLL_VCO_ [3:2] = 2_b01: MPLL_VCO_ [3:2] = 2_b10: MPLL_VCO_ [3:2] = 2_b11: MPLL_VCO_	DIV2P5. DIV3.
	CKG_DHC_DDR[1:0]	1:0	Clk_dhc_ddr clock setting. [0]: Gating. [1]: Inverse.	
2Ch	REG1E59	7:0	Default : 0x21	Access : R/W
(1E59h)	CKG_DHC_LIVE[1:0]	7:6	Clk_dhc_live clock setting. [0]: Gating. [1]: Inverse.	
	скg_DHC_MCU[5:0]  Mstar Conf	5:0 fide	Clk_dhc_mcu clock setting. [0]: Gating. [1]: Inverse.	
	for 深圳市県		[5:2] = 4_b1xxx: xtali. [5:2] = 4_b0000: 43.	司
	Internal Us	e C	[5:2] = 4_b0001: 54. [5:2] = 4_b0010: 62. [5:2] = 4_b0011: 72.	
			[5:2] = 4_b0100: 86. [5:2] = 4_b0101: 108. [5:2] = others: reserved.	
2Dh	REG1E5A	7:0	Default : 0x11	Access : R/W
(1E5Ah)	CKG_ADCD1[3:0]	7:4	Clock control of ADC_CLK1 ([0]: Gating. [1]: Inverse. [2]: DFT clock. [3]: Reserved.	for ana_misc.
	CKG_ADCD0[3:0]	3:0	Clock control of ADC_CLK0 (0): Gating. [1]: Inverse. [2]: DFT clock. [3]: Reserved.	for ana_misc.
2Dh	-	7:0	Default : -	Access : -
(1E5Bh)	-	_	Reserved.	
2Eh	REG1E5C	7:0	Default: 0x01	Access : R/W

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	CKG_VIF_DAC[3:0]	3:0	Clock control of vif_dac for [0]: Gating. [1]: Inverse. [2]: DFT clock. [3]: Reserved.	ana_misc.
2Fh	REG1E5E	7:0	Default : 0x01	Access : R/W
(1E5Eh)	-	7:4	Reserved.	
	CKG_DOT_MINI_PRE[3:0]	3:0	<ul> <li>Clock control for timing improvement of MOD outport.</li> <li>[0]: Gating.</li> <li>[1]: Inverse.</li> <li>[2]: 0:select lpll dk for lvds, 1: select fifo dk for [3]: 0: select bit2 source,1:DFT clock.</li> </ul>	
32h (1E64h)	REG1E64	7:0	Default : 0x11	Access : R/W
	CKG_FT0[B2[3:0], 突力 市!	<b>鼎</b> 統	<u> </u>	
	CKG_OSD2[3:0]	3:0	)	
32h	REG1E65 NIEMAI US	9:0	Default : 0x01	Access : R/W
(1E65h)	-	7	Reserved.	
	CKG_OSD2_SEL[2:0]	6:4		
	CKG_CA0LB2[3:0]	3:0		
33h	REG1E66	7:0	Default : 0x00	Access : RO
(1E66h)	FCIE_GPIO_IN[7:0]	7:0	Reserved.	
33h	REG1E67	7:0	Default : 0x00	Access : RO
(1E67h)	-	7:2	Reserved.	
	FCIE_GPIO_IN[9:8]	1:0	See description of '1E66h'.	
34h	REG1E68	7:0	Default : 0x00	Access : R/W
(1E68h)	FCIE_GPIO_OUT[7:0]	7:0	Reserved.	
34h	REG1E69	7:0	Default : 0x00	Access : R/W
(1E69h)	-	7:2	Reserved.	
	FCIE_GPIO_OUT[9:8]	1:0	See description of '1E68h'.	
35h	REG1E6A	7:0	Default : 0xFF	Access : R/W
(1E6Ah)	FCIE_GPIO_OEN[7:0]	7:0	Reserved.	
35h	REG1E6B	7:0	Default : 0x03	Access : R/W

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:2	Reserved.	
	FCIE_GPIO_OEN[9:8]	1:0	See description of '1E6Ah'.	
36h	REG1E6C	7:0	Default : 0x00	Access : RO
(1E6Ch)	TSO_GPIO_IN[7:0]	7:0	Readback when the dbus part [3:0]: PAD_AD[3:0]_C. [4]: PAD_WRZ_C. [5]: PAD_RDZ_C. [6]: PAD_ALE_C. [10:7]: reserved.	ads are used as GPIO.
36h	REG1E6D	7:0	Default : 0x00	Access : RO
(1E6Dh)	-	7:3	Reserved.	
	TSO_GPIO_IN[10:8]	2:0	See description of '1E6Ch'.	
37h (1E6Eh)	REG1E6E	7:0	Default : 0x00	Access : R/W
	for 深圳市県 Internal Us		[3:0]: PAD_AD[3:0]_OEN.  [4]: PAD_WRZ_OEN.  [5]: PAD_RDZ_OEN.  [6]: PAD_ALE_OEN.  [7]: Reserved.  [8]: Reserved [PAD_AD*, PAD_WRZ, PAD_RDZ, PAD_ALE is used as GPIO (reg_GPIOECO_4)].  [9]: Reserved [PAD_SAR* is used as GPIO (reg_GPIOECO_2)].  [10]: Reserved [PAD_PWM* is used as GPIO(reg_GPIOECO_3)].	
37h	REG1E6F	7:0	Default : 0x00	Access : R/W
(1E6Fh)	-	7:3	Reserved.	
	TSO_GPIO_OUT[10:8]	2:0	See description of '1E6Eh'.	
38h	REG1E70	7:0	Default : 0x00	Access : R/W
(1E70h)	TSO_GPIO_OEN[7:0]	7:0	PAD_GPIOD[1:0] control.  [0]: PAD_GPIOD0 drive.  [1]: PAD_GPIOD0 pull dowr  [2]: PAD_GPIOD0 pull high.  [3]: PAD_GPIOD0 pull high  [4]: PAD_GPIOD1 drv.  [5]: PAD_GPIOD1 pull dowr  [6]: PAD_GPIOD1 pull high.	pci. n.

CHIPTOP Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description	
			[7]: PAD_GPIOD1 pull high pci.	
38h	REG1E71	7:0	Default : 0x00	Access : R/W
(1E71h)	-	7:3	Reserved.	
	TSO_GPIO_OEN[10:8]	2:0	See description of '1E70h'.	
39h	REG1E72	7:0	Default : 0x00	Access : RO
(1E72h)	-	7:4	Reserved.	
	TS1_GPIO_IN[3:0]	3:0	[0]: PAD_INT_C readback v GPIO. [3:1]: reserved.	vhen PAD_INT is used as
3Ah	REG1E74	7:0	Default : 0x00	Access : R/W
(1E74h)	-	7:4	Reserved.	
	TS1_GPIO_OUT[3:0]	3:0	[0]: OEN control when PAD	_INT is GPIO.
	Mstar Conf	fide	[1]: I control when PAD_IN [3:2]: reserved.	T is GPIO.
3Bh	REG1E76Or 深圳市以	7:0	Default : 0x00	Access : R/W
(1E76h)	TS1_GPIO_OENF3:01 US	7:4 <b>3</b> :0	Reserved. PAD_GPIOD2 control.	
			[0]: PAD_GPIOD2 drive.	
			[1]: PAD_GPIOD2 pull dow	
			[2]: PAD_GPIOD2 pull high	
201-	DEC1570	7-0	[3]: PAD_GPIOD2 pull high	
3Ch (1E78h)	REG1E78	7:0	Default : 0x00	Access : RO
	DI_GPIO_IN[7:0]	7:0	Reserved.	<b>1</b>
3Ch (1E79h)	REG1E79	7:0	Default : 0x00	Access : RO
(12/911)	-	7:1	Reserved.	
	DI_GPIO_IN[8]	0	See description of '1E78h'.	
3Dh (1E7Ah)	REG1E7A	7:0	Default : 0x00	Access : R/W
(22/311)	DI_GPIO_OUT[7:0]	7:0	<ul> <li>[6:0]: I control when the following pads use as GPIO.</li> <li>[3:0]: PAD_AD[3:0]_I.</li> <li>[4]: PAD_WRZ_I.</li> <li>[5]: PAD_RDZ_I.</li> <li>[6]: PAD_ALE_I.</li> <li>[7]: Reserved.</li> <li>[8]: Reserved [{PAD_LVSYNC, PAD_LHSYNC, PAD_LCK_ODD} is GPIO(reg_GPIOECO_5)].</li> </ul>	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
3Dh	REG1E7B	7:0	Default : 0x00	Access : R/W
(1E7Bh)	-	7:1	Reserved.	
	DI_GPIO_OUT[8]	0	See description of '1E7Ah'.	
3Eh	REG1E7C	7:0	Default : 0x00	Access : R/W
3Eh (1E7Dh)	DI_GPIO_OEN[7:0]  REG1E7D  TOT:  DI_GPIO_OEN[8]  REG1E7E INTERNAL US	7:0 7:1 0	PAD_GPIOD[4:3] control.  [0]: PAD_GPIOD3 drive.  [1]: PAD_GPIOD3 pull down  [2]: PAD_GPIOD3 pull high.  [3]: PAD_GPIOD3 pull high  [4]: PAD_GPIOD4 drv.  [5]: PAD_GPIOD4 pull down  [6]: PAD_GPIOD4 pull high.  [7]: PAD_GPIOD4 pull high.  [8]: Reserved.  Default: 0x00  See description of '1E7Ch'.  Default: 0x00	pci.
(1E7Eh)	I2S_GPIO_IN[7:0]	7:0		dback when PAD_SAR[3:0] is
3Fh	REG1E7F	7:0	Default : 0x00	Access : RO
(1E7Fh)	-	7:1	Reserved.	1
	I2S_GPIO_IN[8]	0	See description of '1E7Eh'.	
40h	REG1E80	7:0	Default : 0x00	Access : R/W
(1E80h)	I2S_GPIO_OUT[7:0]	7:0	[3:0]: OEN control when PAD_SAR[3:0] is GPIO. [7:4]: I control when PAD_SAR[3:0] is GPIO. [8]: PAD_INT is GPIO(reg_GPIOECO_1).	
40h	REG1E81	7:0	Default : 0x00	Access : R/W
(1E81h)	-	7:1	Reserved.	
	I2S_GPIO_OUT[8]	0	0 See description of '1E80h'.	
41h	REG1E82	7:0	Default : 0x00	Access : R/W
(1E82h)	I2S_GPIO_OEN[7:0]	7:0	PAD_GPIOD[6:5] control. [0]: PAD_GPIOD5 drive. [1]: PAD_GPIOD5 pull down	٦.

CHIPTOP	Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
			[2]: PAD_GPIOD5 pull high. [3]: PAD_GPIOD5 pull high [4]: PAD_GPIOD6 drv. [5]: PAD_GPIOD6 pull dowr [6]: PAD_GPIOD6 pull high. [7]: PAD_GPIOD6 pull high [8]: Reserved.	pci. n.	
41h	REG1E83	7:0	Default : 0x00	Access : R/W	
(1E83h)	-	7:1	Reserved.		
	I2S_GPIO_OEN[8]	0	See description of '1E82h'.		
42h	REG1E84	7:0	Default : 0x00	Access : RO	
(1E84h)	PCI_GPIO_IN[7:0]	7:0	[3:0] PAD_PWM[3:0]_C readback when PAD_PWM is GPIO.		
	Mstar Conf	ide	[8]: PAD_LCK_ODD_C readback when PAD_LCK_ODD is GPIO.		
	for 深圳市県	計	[9]: PAD_LHSYNC_C readback when PAD_LHSYNC is GPIO.		
	Internal Us	e (	[10]: PAD_LVSYNC_C readback when PAD_LVSYNC is GPIO.		
			[11] PAD_LDE C readback v others: Reserved.	when it is GPIO.	
42h	REG1E85	7:0	Default : 0x00	Access : RO	
(1E85h)	PCI_GPIO_IN[15:8]	7:0	See description of '1E84h'.		
43h	REG1E86	7:0	Default : 0x00	Access : RO	
(1E86h)	PCI_GPIO_IN[23:16]	7:0	See description of '1E84h'.		
43h	REG1E87	7:0	Default : 0x00	Access : RO	
(1E87h)	PCI_GPIO_IN[31:24]	7:0	See description of '1E84h'.		
44h	REG1E88	7:0	Default : 0x00	Access : RO	
(1E88h)	-	7:2	Reserved.		
	PCI_GPIO_IN[33:32]	1:0	See description of '1E84h'.		
45h	REG1E8A	7:0	Default : 0x00	Access : R/W	
(1E8Ah)	PCI_GPIO_OUT[7:0]	7:0 [3:0]: OEN control when PAD_PWM[3:0] is GPIO. [7:4]: I control when PAD_PWM[3:0] is GPIO. [10:8]: OEN control when {PAD_LVSYNC,PAD_LHSYNC,PAD_LCK_ODD} is G [11] PAD_LDE OEN control when it is GPIO.		PWM[3:0] is GPIO.  C,PAD_LCK_ODD} is GPIO.	

Index (Absolute)	Mnemonic	Bit	Description		
			[14:12]: I control when {PAPAD_LCK_ODD} is GPIO. [15] PAD_LDE I control when others: Reserved.	_ , _ ,	
45h	REG1E8B	7:0	Default : 0x00	Access : R/W	
(1E8Bh)	PCI_GPIO_OUT[15:8]	7:0	See description of '1E8Ah'.		
46h	REG1E8C	7:0	Default : 0x00	Access : R/W	
(1E8Ch)	PCI_GPIO_OUT[23:16]	7:0	See description of '1E8Ah'.		
46h	REG1E8D	7:0	Default : 0x00	Access : R/W	
(1E8Dh)	PCI_GPIO_OUT[31:24]	7:0	See description of '1E8Ah'.		
47h	REG1E8E	7:0	Default : 0x00	Access : R/W	
(1E8Eh)	-	7:2	Reserved.		
	PCI_GPIO_OUT[33:32]	f;1:0 <sub>c</sub>	See description of '1E8Ah'.		
48h	REG1E90	7:0	Default : 0x00	Access : R/W	
	Internal Us	se (	[0]: PAD_GPIOD7 drive. [1]: PAD_GPIOD7 pull dowr [2]: PAD_GPIOD7 pull high. [3]: PAD_GPIOD7 pull high. PAD_AD0 control. [4]: PAD_AD0 drive. [5]: PAD_AD0 pull down. [6]: PAD_AD0 pull high. [7]: PAD_AD0 pull high pci. PAD_AD1 control. [8]: PAD_AD1 drive. [9]: PAD_AD1 pull down. [10]: PAD_AD1 pull high. [11]: PAD_AD1 pull high pci. PAD_AD2 control. [12]: PAD_AD2 pull high pci. [13]: PAD_AD2 pull down. [14]: PAD_AD2 pull high. [15]: PAD_AD2 pull high.	pci.	
48h	REG1E91	7:0	[33:16]: reserved. <b>Default : 0x00</b>	Access : R/W	
48n (1E91h)	VEGTEAT	7:0	Delault : UXUU	ACCESS : K/ W	

CHIPTOP	Register (Bank = 1E)				
Index (Absolute)	Mnemonic	Bit	Description		
49h	REG1E92	7:0	Default : 0x00	Access : R/W	
(1E92h)	PCI_GPIO_OEN[23:16]	7:0	See description of '1E90h	า'.	
49h	REG1E93	7:0	Default : 0xFC	Access : R/W	
(1E93h)	PCI_GPIO_OEN[31:24]	7:0	See description of '1E90h	า'.	
4Ah	REG1E94	7:0	Default : 0x03	Access : R/W	
(1E94h)	-	7:2	Reserved.		
	PCI_GPIO_OEN[33:32]	1:0	See description of '1E90h	ו'.	
4Bh ~ 4Bh	-	7:0	Default : -	Access : -	
(1E96h ~ 1E97h)	-	-	Reserved.		
50h	REG1EA0	7:0	Default : 0x00	Access : R/W	
(1EA0h)	I2S_OUT2[3:0]	7:4	Selection of specify 4 page	ds as I2S out2 function.	
	Mstar Cor	nfide	0: Disable. others: See GPIO table.		
:	SPDIF[3:何or 深圳市	鼎和	Selection of specify 2 pages 0: Disable.	ds as SPDIF function.	
	Internal U	se (	others: See GPIO table.		
50h	REG1EA1	7:0	Default : 0x00	Access : R/W	
(1EA1h)	USB2_DRVVBUS[3:0]	7:4	Selection of specify 1 page 0: Disable. others: See GPIO table.	ds as usb2.0 drvvbus function.	
	USB1_DRVVBUS[3:0]	3:0	Selection of specify 1 pads as usb1.1 drvvbus function.  0: Disable.  others: See GPIO table.		
51h	REG1EA2	7:0	Default : 0x00	Access : R/W	
(1EA2h)	TCON_DRV[7:0]	7:0	Tcon0~21 current driving	g control.	
51h	REG1EA3	7:0	Default : 0x00	Access : R/W	
(1EA3h)	TCON_DRV[15:8]	7:0	See description of '1EA2h	າ'.	
52h	REG1EA4	7:0	Default : 0x00	Access : R/W	
(1EA4h)	-	7:6	Reserved.		
	TCON_DRV[21:16]	5:0	See description of '1EA2h	า'.	
52h			- 4 1	A	
52h	REG1EA5	7:0	Default : 0x00 Access : R/W		
52h (1EA5h)	REG1EA5	<b>7:0</b> 7:6	Reserved.	Access : R/W	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
			[0]: Control tcon0~3. [1]: Control tcon4~7. [2]: Control tcon8~11. [3]: Control tcon12~15. [4]: Control tcon16~19. [5]: Control tcon20, 21.	
53h	REG1EA6	7:0	Default : 0x00	Access : R/W
(1EA6h)	-	7:3	Reserved.	
	DHC_RESET	2	DHC reset signal, active hig	h.
	-	1:0	Reserved.	
54h	REG1EA8	7:0	Default : 0x00	Access : R/W
(1EA8h)	-	7:6	Reserved.	
	DI_CLK_INV	5	DI_CLK invert.	
	SEL_DI_DDR Star Con	1146	DIN dar select:.	
_	for 深圳市	鼎和	0: Select sdr signals. 1: Select ddr signals.	司
	DI_CLK_SEL[3:0] rnalls	3:0	DI_CLK delay level selection	٦.
54h	REG1EA9	7:0	Default : 0x00	Access: R/W
(1EA9h)	-	7:6	Reserved.	
	DO_CLK_INV	5	DOUT_CLK invert.	
	DOUT_SRC_SEL	4	DOUT ddr select:. 0: Select sdr signals. 1: Select ddr signals.	
	DO_CLK_SEL[3:0]	3:0	DOUT_CLK delay level selec	ction.
55h	REG1EAA	7:0	Default : 0x20	Access : R/W
(1EAAh)	UART_SEL1[2:0]	7:5	Uart selection1. 0: Hk_51 uart0; 1: hk_51 uart1: tsp.	art1; 2: vd_51 uart0; 3: aeon;
	UART_SEL0[2:0]	4:2	Uart selection0. 0: Hk_51 uart0; 1: hk_51 uart4: tsp.	art1; 2: vd_51 uart0; 3: aeon;
	JTAG_SEL[1:0]	1:0	Jtag selection. 0: 8051; 1: Aeon; 2: TSP.	
56h	REG1EAC	7:0	Default : 0x00	Access : RO
(1EACh)	GPIOA_IN[7:0]	7:0	Readback of GPIOA_C.	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
56h	REG1EAD	7:0	Default : 0x00	Access : RO
(1EADh)	GPIOL_IN[4:0]	7:3	Readback of GPIOL_C.	
	GPIOA_IN[10:8]	2:0	See description of '1EACh'.	
57h	REG1EAE	7:0	Default : 0x00	Access : RO
(1EAEh)	GPIOB_IN[7:0]	7:0	Readback of GPIOB_C.	
57h	REG1EAF	7:0	Default : 0x00	Access : RO
(1EAFh)	GPIOB_IN[15:8]	7:0	See description of '1EAEh'.	
58h	REG1EB0	7:0	Default : 0x00	Access : RO
(1EB0h)	GPIOD_IN[7:0]	7:0	Readback of GPIOD_C.	
58h	REG1EB1	7:0	Default : 0x00	Access : RO
(1EB1h)	GPIOD_IN[15:8]	7:0	See description of '1EB0h'.	
59h	REG1EB2	7:0	Default : 0x00	Access : RO
(1EB2h)	GPIOM_IN[3] of tar Con	15:46	Readback of GPIOM_C.	
	for、密圳市L	<b>3</b> 5	Reserved./ 右限//	· 司
	GPIOD_IN[18:16]	2:0	See description of '1EB0h'.	, <del>–</del> J
59h	REG1EB3nternal US	<b>7</b> :0	Default : 0x00	Access : RO
(1EB3h)	-	7:4	Reserved.	
	GPIOT_IN[3:0]	3:0	Readback of GPIOT_C.	
5Ah	REG1EB4	7:0	Default : 0x00	Access : RO
(1EB4h)	GPIOR_IN[7:0]	7:0	Readback of GPIOR_C.	
5Ah	REG1EB5	7:0	Default : 0x00	Access : RO
(1EB5h)	-	7:3	Reserved.	
	GPIOR_IN[10:8]	2:0	See description of '1EB4h'.	
5Bh	REG1EB6	7:0	Default : 0x00	Access : R/W
(1EB6h)	GPIOK_OUT[7:0]	7:0	I control when specify pad_	tcon as GPIOK.
5Bh	REG1EB7	7:0	Default : 0x00	Access : R/W
(1EB7h)	GPIOK_OUT[15:8]	7:0	See description of '1EB6h'.	
5Ch	REG1EB8	7:0	Default : 0x00	Access : R/W
(1EB8h)	-	7:6	Reserved.	
	GPIOK_OUT[21:16]	5:0	See description of '1EB6h'.	
5Dh	REG1EBA	7:0	Default : 0x00	Access : R/W
(1EBAh)	GPIOK_OEN[7:0]	7:0	OEN control when specify p	oad_tcon as GPIOK.

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
5Dh	REG1EBB	7:0	Default : 0x00	Access : R/W
(1EBBh)	GPIOK_OEN[15:8]	7:0	See description of '1EBAh'.	
5Eh	REG1EBC	7:0	Default : 0x00	Access : R/W
(1EBCh)	-	7:6	Reserved.	
	GPIOK_OEN[21:16]	5:0	See description of '1EBAh'.	
5Fh	REG1EBE	7:0	Default : 0x00	Access : RO
(1EBEh)	GPIOK_IN[7:0]	7:0	Readback of GPIOK_C.	
5Fh	REG1EBF	7:0	Default : 0x00	Access : RO
(1EBFh)	GPIOK_IN[15:8]	7:0	See description of '1EBEh'.	
60h	REG1EC0	7:0	Default : 0x00	Access : RO
(1EC0h)	-	7:6	Reserved.	
	GPIOK_IN[21:16]	[21:16] 5:0 See description of '1EBEh'.		
(4-64)	REG1EC4VISTAR CON	12:00	Default: 0x00	Access : R/W
	VDD2LOW。STRL深圳市界	配料	VDD2LOW_CTRL. [5:0]: power off period sele	ection.
	Internal Us	e C	0 =  pwroff with 2.2us. 1 =  pwroff with 4.4us.	
			2 => pwroff with 9.0us.	
			3 => pwroff with 17.9us.	
			4 => pwroff with 39.8us. 5 => pwroff with 71.6us.	
			[6]: Enable power too low r	eset.
			[7]: Clear interrupt of "pwr	
63h	REG1EC6	7:0	Default : 0x00	Access : R/W
(1EC6h)	BOND_OV_KEY[7:0]	7:0	Set bonding overwrite key.	
63h	REG1EC7	7:0	Default : 0x00	Access : R/W
(1EC7h)	BOND_OV_KEY[15:8]	7:0	See description of '1EC6h'.	
65h	REG1ECA	7:0	Default : 0x00	Access : RO
(1ECAh)	-	7:4	Reserved.	
	CHIP_CONFIG_STAT[3:0]	3:0	CHIP_CONFIG status.	
66h	REG1ECC	7:0	Default : 0x00	Access : RO
(1ECCh)	DEVICE_ID[7:0]	7:0	Device id.	
66h	REG1ECD	7:0	Default : 0x00	Access : RO
(1ECDh)	DEVICE_ID[15:8]	7:0	See description of '1ECCh'.	

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
67h	REG1ECE	7:0	Default : 0x00	Access : RO
(1ECEh)	CHIP_VERSION[7:0]	7:0	CHIP_VERSION.	
67h	REG1ECF	7:0	Default : 0x00	Access : RO
(1ECFh)	CHIP_REVISION[7:0]	7:0	CHIP_REVISION.	
68h	REG1ED0	7:0	Default : 0x00	Access : R/W
(1ED0h)	BOND_OV_EN[7:0]	7:0	Bonding overwrite enable.	
68h	REG1ED1	7:0	Default : 0x00	Access : R/W
(1ED1h)	BOND_OV_EN[15:8]	7:0	See description of '1ED0h'.	
69h	REG1ED2	7:0	Default : 0x00	Access : R/W
(1ED2h)	-	7:1	Reserved.	
	BOND_OV_EN[16]	0	See description of '1ED0h'.	
6Ah	REG1ED4	7:0	Default : 0x00	Access : R/W
(1ED4h)	BOND_OV[7:05tar Coni	12:00	Bonding overwrite value.	
/4EDEL\	REG1ED5Or 空圳市山	7:0	Default: 0x00 (F)	Access : R/W
	BOND_OV[15:8]	7:0	See description of '1ED4h'.	, <del>–</del> J
6Bh	REG1ED6Nternal US	7:0	Default : 0x00	Access : R/W
(1ED6h)	-	7:1	Reserved.	
	BOND_OV[16]	0	See description of '1ED4h'.	
6Ch	REG1ED8	7:0	Default : 0x00	Access : RO
(1ED8h)	STAT_BOND[7:0]	7:0	Bondnig status readback.	
6Ch	REG1ED9	7:0	Default : 0x00	Access : RO
(1ED9h)	STAT_BOND[15:8]	7:0	See description of '1ED8h'.	
6Dh	REG1EDA	7:0	Default : 0x00	Access : RO
(1EDAh)	-	7:1	Reserved.	
	STAT_BOND[16]	0	See description of '1ED8h'.	
70h	REG1EE0	7:0	Default : 0x00	Access : R/W
(1EE0h)	GPIOR_OUT[7:0]	7:0	I control when specify pad_	gpior as GPIOR.
70h	REG1EE1	7:0	Default : 0x00	Access : R/W
(1EE1h)	-	7:3	Reserved.	
	GPIOR_OUT[10:8]	2:0	See description of '1EE0h'.	
71h	REG1EE2	7:0	Default : 0xFF	Access : R/W
(1EE2h)	GPIOR_OEN[7:0]	7:0	OEN control when specify p	oad_gpior as GPIOR.

CHIPTOP	Register (Bank = 1E)			
Index (Absolute)	Mnemonic	Bit	Description	
71h	REG1EE3	7:0	Default : 0x07	Access : R/W
(1EE3h)	-	7:3	Reserved.	
	GPIOR_OEN[10:8]	2:0	See description of '1EE2h'.	
72h ~ 75h	-	7:0	Default : -	Access : -
(1EE4h ~ 1EEAh)	-	-	Reserved.	
75h	REG1EEB	7:0	Default : 0x00	Access : R/W
(1EEBh)	ROSC_IN_SEL	7	Select the input source of ri 1: Close-loop (enable ring of 0: Open-loop (input from ex	scillator).
	-	6:0	Reserved.	
76h	REG1EEC	7:0	Default : 0x00	Access : R/W
(1EECh)	UART_INNER_LOOPBACK[4:0]	7:3 2:0	Reserved.	
76h	REGIEEOOr 深圳市」	7:0	Default : 0x00	Access : R/W
(1EEDh)	- UART_PAD_INVERSE[1:0]	7:4 Reserved.		
	UART_OUTER_LOOPBACK[1:0]	1:0		1
77h	REG1EEE	7:0	Default : 0x00	Access : R/W
(1EEEh)	BIST2_SEL[7:0]	7:0	Real speed BIST engine.	1
77h	REG1EEF	7:0	Default : 0x00	Access : R/W
(1EEFh)	BIST2_SEL[15:8]	7:0	See description of '1EEEh'.	-1
78h	REG1EF0	7:0	Default : 0x00	Access : R/W
(1EF0h)	W_DUMMY0[7:0]	7:0	Dummy0 write value.	-
78h	REG1EF1	7:0	Default : 0x00	Access : R/W
(1EF1h)	W_DUMMY0[15:8]	7:0	See description of '1EF0h'.	-
79h (1EF2h)	REG1EF2	7:0	Default : 0x00	Access : R/W
` ,	W_DUMMY1[7:0]	7:0	Dymmy1 write value.	
79h (1EF3h)	REG1EF3	7:0	Default : 0x00	Access : R/W
	W_DUMMY1[15:8]	7:0	See description of '1EF2h'.	
7Ah (1554b)	REG1EF4	7:0	Default : 0x00	Access : RO
(1EF4h)	R_DUMMY0[7:0]	7:0	Dummy0 status readback.	
7Ah	REG1EF5	7:0	Default : 0x00	Access : RO

CHIPTOP Register (Bank = 1E)					
Index (Absolute)	Mnemonic	Bit	Description		
	R_DUMMY0[15:8]	7:0	See description of '1EF4h'.		
7Bh	REG1EF6	7:0	Default : 0x00	Access : RO	
(1EF6h)	R_DUMMY1[7:0]	7:0	Dummy1 status readback.		
7Bh	REG1EF7	7:0	Default : 0x00	Access : RO	
(1EF7h)	R_DUMMY1[15:8]	7:0	See description of '1EF6h'.		
7Ch	REG1EF8	7:0	Default : 0x00	Access : RO	
(1EF8h)	R_DUMMY2[7:0]	7:0	Dummy2 status readback.		
7Ch	REG1EF9	7:0	Default : 0x00	Access : RO	
(1EF9h)	R_DUMMY2[15:8]	7:0	See description of '1EF8h'.		
7Dh	REG1EFA	7:0	Default : 0x00	Access : RO	
(1EFAh)	R_DUMMY3[7:0]	7:0	Dummy3 status readback.		
7Dh	REG1EFB	7:0	Default : 0x00	Access : RO	
(1EFBh)	R_DUMMY3[15:8] ar Con	12:00	See description of '1EFAh'.		

## for 深圳市鼎科实业有限公司 Internal Use Only

## $OSD\_TST$ Register (Bank = 1F)

OSD_TST	Register (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG1F04	7:0	Default : 0x00	Access : R/W
(1F04h)	027_PAL_EXTEND	7	Osd palette extend.	
	-	6:0	Reserved.	
02h ~ 0Dh	-	7:0	Default : -	Access : -
(1F05h ~ 1F1Ah)	-	-	Reserved.	
0Dh	REG1F1B	7:0	Default : 0x00	Access : R/W
(1F1Bh)	0DF_GATE_ODCLK	7	Power down OSD srams.	
	-	6	Reserved.	
	0DC_PDSRAM[1:0]	5:4	OSD sram power down mode.	
	0DB_CCTRAN_EN	3	CC transparent enable.	
	<ul> <li>Mstar Co</li> </ul>	2:0 C	Reserved	
0Eh (1F1Ch)	for 深圳市	- <b>7:0</b>   	Default: 1 有限之	Access : -
0Fh	REG1F1 nternal L	J <b>3</b> :0	Default : 0x00	Access : RO
(1F1Eh)	0F0_OSD_BIST_FAIL[7:0]	7:0	OSD SRAM BIST FAIL. [0]: Caram. [1]: Fram. [2]: Cpram. [7]: OSD.	
0Fh	-	7:0	Default : -	Access : -
(1F1Fh)	-	-	Reserved.	
0Fh	REG1F1F	7:0	Default : 0x00	Access : R/W
(1F1Fh)	0F8_TEST_DUMMY1[7:0]	7:0	Test pattern dummy register 2.  [0]: Ip hsync invert.  [1]: Ip vsync invert.  [2]: Internal OSD hsync invert.  [3]: Internal OSD vsync invert.  [4]: Field input select.  0=from OP; 1=from IP.	
11h	REG1F23	7:0	Default : 0x00	Access : R/W
(1F23h)	-	7:2	Reserved.	
	119_S0C	1	OSDSUB0C=OSD Sub window 0: From OSD Sub window 0 a	

OSD_TST	Register (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
			1: From attribute RAM.	
	118_S0E	0	OSDSUB0E=Enable OSD Sub 0: Disable. 1: Enable.	window 0.
12h	REG1F24	7:0	Default : 0x00	Access : R/W
(1F24h)	-	7	Reserved.	
	120_SW0HST[6:0]	6:0	[6:0]:OSDSUB0HST[6:0]=OS Start Position.	D Sub Window 0 Horizontal
12h	REG1F25	7:0	Default : 0x00	Access : R/W
(1F25h)	-	7	Reserved.	
	128_SW0HEND[6:0]	6:0	[6:0]:OSDSUB0HEND[6:0]=OSD Sub Window 0 Hor End Position.	
13h	REG1F26	7:0	Default : 0x00	Access : R/W
(1F26h)	- Mstar Co	7:6	Reserved.	
	130_SW0 <b>vsT[</b> 5:0 <b>j</b> 架圳下	7鼎	[5:0]:OSDSUBOVST[5:0]=OS Position.	Sub Window 0 Vertical Start
13h	REG1F27 NTERNAL	50	Default \0x00	Access : R/W
(1F27h)	-	7:6	Reserved.	
	138_SW0VEND[5:0]	5:0	[5:0]:OSDSUB0VEND[5:0]=C End Position.	OSD Sub Window 0 Vertical
14h	REG1F28	7:0	Default : 0x00	Access : R/W
(1F28h)	140_SW0_ATR[7:0]	7:0	[7:4]:FGCLR[3:0]=OSD Sub window 0 Foreground Color select. 0000: Color index 0. 0001: Color index 1. 1110: Color index E. [3:0]:BGCLR[3:0]=OSD Sub window 0 Background Color select. 0000: Color index 0. 0001: Color index 1. 1110: Color index E. 1111: Color index F.	
14h	REG1F29	7:0	Default : 0x00	Access : R/W
(1F29h)	-	7:2	Reserved.	
	149_S1C	1	OSDSUB1C=OSD Sub window	v 1 Color select.
	148_S1E	0	OSDSUB1E=Enable OSD Sub	window 1.

OSD_TST	Register (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
15h	REG1F2A	7:0	Default : 0x00	Access : R/W
(1F2Ah)	-	7	Reserved.	
	150_SW1HST[6:0]	6:0	[6:0]:OSDSUB1HST[6:0]=Su Position.	b Window 1 Horizontal Start
15h	REG1F2B	7:0	Default : 0x00	Access : R/W
(1F2Bh)	-	7	Reserved.	
	158_SW1HEND[6:0]	6:0	[6:0]:OSDSUB1HEND[6:0]=0 End Position.	OSD Sub Window 1 Horizontal
16h	REG1F2C	7:0	Default : 0x00	Access : R/W
(1F2Ch)	-	7:6	Reserved.	
	160_SW1VST[5:0]	5:0	[5:0]:OSDSUB1VST[5:0]=OSD Sub Window 1 Vertical Start Position.	
16h	REG1F2D / Ctor Co	7:0	Default : 0x00	Access : R/W
(1F2Dh)	IVISIAI OC	7:6	Reserved.	
	168_SW1VEND[5:0]	5:0	[5:0]:OSDSUB1VEND[5:0]=OSD Sub Window 1 Vertical End Position.	
17h	REG1F2E NTERNAL (	756	Default : 0x00	Access : R/W
(1F2Eh)	170_SW1_ATR[7:0]	7:0	[7:4]:FGCLR[3:0]=OSD Sub window 1 Foreground Color select.  0000: Color index 0.  0001: Color index 1.  1111: Color index F.  [3:0]:BGCLR[3:0]=OSD Sub window 1 Background Color select.  0000: Color index 0.  0001: Color index 1.  1110: Color index E.  1111: Color index F.	
17h	REG1F2F	7:0	Default : 0x00	Access : R/W
(1F2Fh)	-	7:2	Reserved.	
	179_S2C	1	OSDSUB2C=OSD Sub window	w 2 Color select.
	178_S2E	0	OSDSUB2E=Enable OSD Sub	window 2.
18h	REG1F30	7:0	Default : 0x00	Access : R/W
(1F30h)	-	7	Reserved.	
	180_SW2HST[6:0]	6:0	[6:0]:OSDSUB2HST[6:0]=OSD Sub Window 2 Horizontal Start Position.	

OSD_TST	Register (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
18h	REG1F31	7:0	Default : 0x00	Access : R/W
(1F31h)	-	7	Reserved.	
	188_SW2HEND[6:0]	6:0	[6:0]:OSDSUB2HEND[6:0]=0 End Position.	OSD Sub Window 2 Horizontal
19h	REG1F32	7:0	Default : 0x00	Access : R/W
(1F32h)	-	7:6	Reserved.	
	190_SW2VST[5:0]	5:0	[5:0]:OSDSUB2VST[5:0]=OS	D Sub Window 2 Vertical Start
19h	REG1F33	7:0	Default : 0x00	Access : R/W
(1F33h)	-	7:6	Reserved.	
	198_SW2VEND[5:0]	5:0	[5:0]:OSDSUB2VEND[5:0]=OSD Sub Window 2 Vertical End Position.	
1Ah	REG1F34 / Ctor Co	7:19	Default : 0x00	Access : R/W
	for 深圳下Internal U	万鼎 Jse	select工业有限公司 0000: Color index 0.	
1Ah	REG1F35	7:0	Default : 0x00	Access : R/W
(1F35h)	-	7:2	Reserved.	
	1A9_S3C	1	OSDSUB3C=OSD Sub window	v 3 Color select.
	1A8_S3E	0	OSDSUB3E=Enable OSD Sub	window 3.
1Bh	REG1F36	7:0	Default : 0x00	Access : R/W
(1F36h)	-	7	Reserved.	
	1B0_SW3HST[6:0]	6:0	[6:0]:OSDSUB3HST[6:0]=OS Start Position.	D Sub Window 3 Horizontal
1Bh	REG1F37	7:0	Default : 0x00	Access : R/W
(1F37h)	-	7	Reserved.	
	1B8_SW3HEND[6:0]	6:0	[6:0]:OSDSUB3HEND[6:0]=0 End Position.	OSD Sub Window 3 Horizontal

OSD_TST	Register (Bank = 1F)			
Index (Absolute)	Mnemonic	Bit	Description	
1Ch	REG1F38	7:0	Default : 0x00	Access : R/W
(1F38h)	-	7:6	Reserved.	
	1C0_SW3VST[5:0]	5:0	[5:0]:OSDSUB3VST[5:0]=OS Position.	D Sub Window 3 Vertical Star
1Ch (1F39h)	REG1F39	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	1C8_SW3VEND[5:0]	5:0	[5:0]:OSDSUB3VEND[5:0]=C End Position.	[5:0]:OSDSUB3VEND[5:0]=OSD Sub Window 3 Vertical End Position.
1Dh	REG1F3A	7:0	Default: 0x00	Access : R/W
(1F3Ah)	Mstar Co for 深圳i Internal U	鼎市	[7:4]:FGCLR[3:0]=OSD Sub window 3 Foreground Color select. 0000: Color index 0. 0001: Color index 1. 1111: Color index F. [3:0]:BGCLR[3:0]=OSD Sub window 3 Background Color select.	
1Dh	REG1F3B	7:0	Default: 0x00	Access : R/W
(1F3Bh)	1D8_CTRL0_REG[7:0]	7:0	3b[7:0]. [7]: OSD fwresetz. [2]: Itp_fscr. [1:0]: tg_win.	
1Eh	REG1F3C	7:0	Default : 0x00	Access : R/W
(1F3Ch)	1E8_CTRL1_REG[7:0]	7:0	3c[7:0]. [3]: M4c_start_bit9. [7]: M8c_start_bit9.	

## BK7 Register (Bank = 21)

BK7 Regi	ster (Bank = 21)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2100	7:0	Default: 0x00	Access : R/W	
(2100h)	-	7:4	Reserved.		
	CEC_TX_LEN[3:0]	3:0	The number byte of data that Write this register to trigger and 0: Only header block is to see	a new TX request.	
00h	REG2101	7:0	Default : 0x03 Access : R/W		
(2101h)	CEC_SAMPLE_SEL[2:0]	7:5	Sample times select for CEC 000: 1X. 001: 2X. 010: 4X. &&. 110: 12X.	line high/low detection.	
	— Mstar Co	nfic	#httal		
	TX_LOW_BIT_SEL[1:0]  for 深圳市	5点	The period select for follower generating a low bit period when the current received bit is too short to be a valid bit.  Oo: 1X nominal data bit period.		
	Internal U	10: 1.5X nominal data bit period. 11: 1.6X nominal data bit period.		riod.	
	RETRY_CNT[2:0]	2:0	The retry times for re-transm	itting a message (MAX).	
01h	REG2102	7:0	Default: 0x00	Access : R/W	
(2102h)	CEC_CTRL_EN	7	Enable CEC controller. 0: Disable. 1: Enable.		
	-	6	Reserved.		
	CEC_CLK_GATE	5	CEC main clock input is gated 0: No gate. 1: Gate.	d or not.	
	CANCEL_TX_REQ	4	Cancel current TX request. 0: Normal. 1: Cancel.		
	TX_FALLING_SHIFT_SEL[1:0]	3:2	TX falling edge is shifted bac 00 = 0us. 01 = 50us. 10 = 100us. 11 = 200us.	kward.	

BK7 Register (Bank = 21)					
Index (Absolute)	Mnemonic	Bit	Description		
	TX_RISING_SHIFT_SEL[1:0]	1:0	TX rising edge is shifted backward.  00 = 0us.  01 = 50us.  10 = 100us.  11 = 200us.		
01h	REG2103	7:0	Default : 0x53	Access : R/W	
(2103h)	CEC_FREE_CNT2[3:0]	7:4	The necessary free bit period send a frame.	when new initiator wants to	
	CEC_FREE_CNT1[3:0]	3:0	The necessary free bit period send frame unsuccessful.	when pervious attempt to	
02h	REG2104	7:0	Default: 0x07	Access : R/W	
(2104h)	CEC_LOGICAL_ADDR[3:0]	7:4	Device logical address.		
	CEC_FREE_CNT3[3:0]	3:0		when present initiator wants	
	Mstar Co	ntic	to send another frame immediately after its previous frame		
02h (2105h)	REG2105 CNT_10US_VALUE[7:0]	7:0	Default: 0x8C	Access : R/W	
	Internal U	Jse	0: 256 clock cycles. 1: 1 clock cycle. 2: 2 clock cycles. &&. 255: 255 clock cycles. (Unit: clock cycle).		
03h	REG2106	7:0	Default: 0x03	Access : R/W	
(2106h)	RX_BOUND_SHIFT[3:0]	7:4	RX upper/lower bound is shift	ed forward/backward N*10us.	
	F_CNT_10US_VALUE[3:0]	3:0			
03h	REG2107	7:0	Default : 0x08	Access : R/W	
(2107h)	IGNORE_UNEXP_OP_LEN	7	Ignore un-expected length fo	r opcode0~3.	
	NSUP_CMD_ACT[1:0]	6:5	Action for non-supported con 00: Ignore and ACK. 01: NACK. 1x: Feature abort.	nmand.	
	CEC_CTRL_SEL	4	Select which CEC controller is 0: Normal CEC controller.	active.	

BK7 Register (Bank = 21)					
Index (Absolute)	Mnemonic	Bit	Description		
			1: Power down hardware CEC	C controller.	
	LOST_ABT_SEL	3	Cancel TX request or retry if TX lost arbitration to a initiator.  0: Retry.  1: Cancel.		
	CEC_OVERRIDE_FUN	RRIDE_FUN 2 Force CEC line low. 0: Disable. 1: Enable.			
	-	1	Reserved.		
	DIS_EH	0	Disable CEC error handling. 0: Normal. 1: Disable.		
04h	REG2108	7:0	Default : 0x00	Access : RO	
(2108h)	hw_cec_lststar Co for 深圳市 cec_tx_reo_sts Internal L	nfic 5鼎 Jse	Ide CEC controller status.  1: Idle TX request status.  (Read only).  0: End.		
			1: On going.		
	CEC_LINE	5	CEC line status.		
	CEC_RX_LEN[4:0]	4:0	The length of received message. Read only. 0: Only header block is received.		
04h	REG2109	7:0	Default : 0x00	Access : RO	
(2109h)	-	7:1	Reserved.		
	CHKSM_CMP_ERR_STS	0	The event status bit for check	ksum error.	
05h ~ 06h	-	7:0	Default : -	Access : -	
(210Ah ~ 210Dh)	-	-	Reserved.		
07h	REG210E	7:0	Default : 0x00	Access : R/W	
(210Eh)	WAKEUP_INT_MASK	7	Mask wakeup event interrupt		
	OP3_OPERAND1_EN	6	Wakeup enable for the secon 3.	d operand specific to opcode	
	OP2_OPERAND1_EN	5	Wakeup enable for the second operand specific to opcode 2.		

BK7 Regi	ster (Bank = 21)			
Index (Absolute)	Mnemonic	Bit	Description	
	OP_EN[4:0]	4:0	Wakeup enable for opcode 0	~4.
07h	REG210F	7:0	Default : 0x00	Access : R/W
(210Fh)	EXP_OP4_LEN[3:0]	7:4	Expected RX length for opcode Header and opcode are not i	
	OPERAND_EN[3:0]	3:0	Wakeup enable for operand	specific to opcode 0~3.
08h	REG2110	7:0	Default : 0x00	Access : R/W
(2110h)	OPCODE0[7:0]	7:0	Revive opcode 0 to wakeup.	
08h	REG2111	7:0	Default: 0x00	Access : R/W
(2111h)	OPCODE1[7:0]	7:0	Revive opcode 1 to wakeup.	
09h	REG2112	7:0	Default: 0x00	Access : R/W
(2112h)	OPCODE2[7:0]	7:0	Revive opcode 2 to wakeup.	
09h	REG2113	7:0	Default : 0x00	Access : R/W
(2113h)	OPCODE3[7:05tar CO	7:0	Revive opcode 3 to wakeup.	
0Ah	REG2114 3 7 111 -	_7 <b>:0</b>	Default: 0x00 / 7 /	Access : R/W
(2114h) OPCODE4[7:0]		7 7:05	Revive opcode 4 to wakeup.	7, 🗖
	REG2115nternal L	J <b>Z</b> ; <b>O</b>	Default : 0x00	Access : R/W
(2115h)	OP0_OPERAND[7:0]	7:0	Revive the operand specific t	o opcode 0 to wakeup.
)Bh	REG2116	7:0	Default: 0x00	Access : R/W
(2116h)	OP1_OPERAND[7:0]	7:0	Revive the operand specific t	o opcode 1 to wakeup.
<b>DBh</b>	REG2117	7:0	Default: 0x00	Access : R/W
(2117h)	OP2_OPERAND0[7:0]	7:0	Revive the operand specific t	o opcode 2 to wakeup.
OCh	REG2118	7:0	Default: 0x00	Access : R/W
(2118h)	OP2_OPERAND1[7:0]	7:0	Revive the operand specific t	o opcode 2 to wakeup.
OCh	REG2119	7:0	Default: 0x00	Access : R/W
(2119h)	OP3_OPERAND0[7:0]	7:0	Revive the operand specific t	o opcode 3 to wakeup.
0Dh	REG211A	7:0	Default : 0x00	Access : R/W
(211Ah)	OP3_OPERAND1[7:0]	7:0	Revive the operand specific t	o opcode 3 to wakeup.
DDh	REG211B	7:0	Default: 0x04	Access : R/W
(211Bh)	OP_ACC_TYPE[4:0]	7:3	Access type for opcode0~4. 0: Direct. 1: Broadcast.	
	CEC_VERSION[2:0]	2:0	CEC version. 000: Version 1.1.	

BK7 Regi	ster (Bank = 21)			
Index (Absolute)	Mnemonic	Bit	Description	
			001: Version 1.2. 010: Version 1.2a. 011: Version 1.3. 1xx: Version 1.3a.	
0Eh	REG211C	7:0	Default : 0x00	Access : R/W
(211Ch)	PHYSICAL_ADDR[7:0]	7:0	Device physical address.	
0Eh	REG211D	7:0	Default : 0x00	Access : R/W
(211Dh)	PHYSICAL_ADDR[15:8]	7:0	See description of '211Ch'.	-
0Fh	REG211E	7:0	Default : 0x00	Access : R/W
(211Eh)	VENDOR_ID[7:0]	7:0	Device vendor ID.	
0Fh	REG211F	7:0	Default : 0x00	Access : R/W
(211Fh)	VENDOR_ID[15:8]	7:0	See description of '211Eh'.	
10h	REG2120	7:0	Default: 0x00	Access : R/W
(2120h)	VENDOR_ID[23:16]	7:0C	See description of '211Eh'.	
10h (2121h)	REG212for 深圳市	<b>7:0</b> 7:3	Reserved.	Access : R/W
ABORT_REASON[2:0] 2:0 Feature abort rea 000: _Unrecogniz 001: _Not in corr 010: _Cannot pro 011: _Invalid ope		Feature abort reason.  000: _Unrecognized opcode_ 001: _Not in correct mode to 010: _Cannot provide source 011: _Invalid operand 100: _Refused	respond	
11h	REG2122	7:0	Default : 0x00	Access : R/W
(2122h)	-	7	Reserved.	
	WAKEUP_INT	6	Wakeup interrupt event.	
	RX_BIT_TOO_LONG	5	RX bit too long.	
	RX_BIT_TOO_SHORT	4	RX bit too short.	
	HW_RX_EVENT_STS3	3	Receive Give_Device_Vendor mode.	ID message in power down
	HW_RX_EVENT_STS2	2	Receive Get_CEC_Version me	essage in power down mode.
	HW_RX_EVENT_STS1	1	Receive Give_Physical_Addre mode.	ss message in power down
	HW_RX_EVENT_STS0	0	Receive Give_Device_Power_down mode.	Status message in power
11h	REG2123	7:0	Default : 0x00	Access : RO
(2123h)	-	7:5	Reserved.	

BK7 Register (Bank = 21)					
Index (Absolute)	Mnemonic	Bit	Description		
	CEC_EVENT_INT[4:0]	4:0	CEC event status.  [0]: Receive a new message  [1]: Send message successfu  [2]: Retry fail.  [3]: Lost arbitration to the se  [4]: Follower transmits NACK	lly.	
12h	REG2124	7:0	Default : 0x00	Access : R/W	
(2124h)	-	7:5	Reserved.		
	CEC_EVENT_INT_FORCE[4:0]	4:0	Force CEC event interrupt.		
12h	REG2125	7:0	Default : 0x00	Access : R/W	
(2125h)	-	7:5	Reserved.		
	CEC_EVENT_INT_CLEAR[4:0]	4:0	Clear CEC event interrupt.		
13h	REG2126	7:0	Default : 0x00	Access : R/W	
(2126h)	Mstar Co	75	Reserved.		
	CEC_EVENT_INT_MASK[4:0]	4:0	Mask CEC event interrupt.		
14h	REG2128OF 涂圳「	<b>F.O.</b>	Default: 0x00 日 人 2	Access : R/W	
(2128h)	CEC_SRC_CK_CTRL	J <del>SC</del>	Which kind of control way is select?.  0: Depend on CEC_CTRL_SEI If CEC_CTRL_SEL=0, externa Or internal RC OSC is selecte 1: Depend on CEC_SRC_CK_S	_ bit. al XTAL clock is selected. d.	
	CEC_SRC_CK_SEL	4	CEC source clock select. 0: External XTAL clock. 1: Internal RC OSC.		
	CHKSUM_ERR_MASK	3	Checksum error wakeup inter	rupt mask.	
	CLR_CHKSUM_ERR	2	Clear checksum error.		
	-	1:0	Reserved.		
14h	REG2129	7:0	Default : 0x00	Access : R/W	
(2129h)	DEV_TYPE[7:0]	7:0	CEC device type for Get_Phys	sical_Address message.	
18h	REG2130	7:0	Default : 0x00	Access : R/W	
(2130h)	TX_DATA0[7:0]	7:0	Data block 0 for TX.		
18h	REG2131	7:0	Default : 0x00	Access : R/W	
(2131h)	TX_DATA1[7:0]	7:0	Data block 1 for TX.		

BK7 Regi	ster (Bank = 21)			
Index (Absolute)	Mnemonic	Bit	Description	
19h	REG2132	7:0	Default : 0x00	Access : R/W
(2132h)	TX_DATA2[7:0]	7:0	Data block 2 for TX.	
19h	REG2133	7:0	Default : 0x00	Access : R/W
(2133h)	TX_DATA3[7:0]	7:0	Data block 3 for TX.	
1Ah	REG2134	7:0	Default : 0x00	Access : R/W
(2134h)	TX_DATA4[7:0]	7:0	Data block 4 for TX.	
1Ah	REG2135	7:0	Default : 0x00	Access : R/W
(2135h)	TX_DATA5[7:0]	7:0	Data block 5 for TX.	
1Bh	REG2136	7:0	Default : 0x00	Access : R/W
(2136h)	TX_DATA6[7:0]	7:0	Data block 6 for TX.	
1Bh	REG2137	7:0	Default : 0x00	Access : R/W
(2137h)	TX_DATA7[7:0]	7:0	Data block 7 for TX.	
1Ch	REG2138VISTAL CO	13T0C	Default 0x00	Access : R/W
	TX_DATA8[7:0] > - +     =	7:0	Data block 8 for TX. TE	\=
1Ch	REG2139	7:0	Default : 0x00	Access : R/W
(2139h)	TX_DATA9[7:0]@rnal	<b>J</b> 30	Data block 9 for TX.	1
1Dh	REG213A	7:0	Default : 0x00	Access : R/W
(213Ah)	TX_DATA10[7:0]	7:0	Data block 10 for TX.	1
1Dh	REG213B	7:0	Default : 0x00	Access : R/W
(213Bh)	TX_DATA11[7:0]	7:0	Data block 11 for TX.	1
1Eh	REG213C	7:0	Default : 0x00	Access : R/W
(213Ch)	TX_DATA12[7:0]	7:0	Data block 12 for TX.	1
1Eh	REG213D	7:0	Default : 0x00	Access : R/W
(213Dh)	TX_DATA13[7:0]	7:0	Data block 13 for TX.	T
1Fh	REG213E	7:0	Default: 0x00	Access : R/W
(213Eh)	TX_DATA14[7:0]	7:0	Data block 14 for TX.	T
1Fh	REG213F	7:0	Default : 0x00	Access : R/W
(213Fh)	TX_DATA15[7:0]	7:0	Data block 15 for TX.	1
20h	REG2140	7:0	Default : 0x00	Access : RO
(2140h)	RX_DATA0[7:0]	7:0	Data block 0 for RX.	1
20h	REG2141	7:0	Default : 0x00	Access : RO
(2141h)	RX_DATA1[7:0]	7:0	Data block 1 for RX.	

BK7 Regi	ster (Bank = 21)			
Index (Absolute)	Mnemonic	Bit	Description	
21h	REG2142	7:0	Default : 0x00	Access : RO
(2142h)	RX_DATA2[7:0]	7:0	Data block 2 for RX.	
21h	REG2143	7:0	Default: 0x00	Access : RO
(2143h)	RX_DATA3[7:0]	7:0	Data block 3 for RX.	
22h	REG2144	7:0	Default: 0x00	Access : RO
(2144h)	RX_DATA4[7:0]	7:0	Data block 4 for RX.	
22h	REG2145	7:0	Default : 0x00	Access : RO
(2145h)	RX_DATA5[7:0]	7:0	Data block 5 for RX.	•
23h	REG2146	7:0	Default : 0x00	Access : RO
(2146h)	RX_DATA6[7:0]	7:0	Data block 6 for RX.	
23h	REG2147	7:0	Default : 0x00	Access : RO
(2147h)	RX_DATA7[7:0]	7:0	Data block 7 for RX.	
24h	REG2148 VISTAT CO	17tdC	Default :0x00	Access : RO
(2148h)	RX_DATA8[7:0] \\ \frac{1}{22} + \  \  \  \	7:0	Data block 8 for RX. 7 = /	<b>)</b> 司
24h	REG2149	7:0	Default : 0x00	Access : RO
(2149h)	RX_DATA9[7:0]=rna	3:0	Data block 9 for RX.	
25h	REG214A	7:0	Default: 0x00	Access : RO
(214Ah)	RX_DATA10[7:0]	7:0	Data block 10 for RX.	
25h	REG214B	7:0	Default: 0x00	Access : RO
(214Bh)	RX_DATA11[7:0]	7:0	Data block 11 for RX.	
26h	REG214C	7:0	Default: 0x00	Access : RO
(214Ch)	RX_DATA12[7:0]	7:0	Data block 12 for RX.	
26h	REG214D	7:0	Default : 0x00	Access : RO
(214Dh)	RX_DATA13[7:0]	7:0	Data block 13 for RX.	
27h	REG214E	7:0	Default : 0x00	Access : RO
(214Eh)	RX_DATA14[7:0]	7:0	Data block 14 for RX.	
27h	REG214F	7:0	Default : 0x00	Access : RO
(214Fh)	RX_DATA15[7:0]	7:0	Data block 15 for RX.	

## ATOP Register (Bank = 25)

ATOP Register (Bank = 25)					
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2500	7:0	Default : 0x40	Access : R/W	
(2500h)	-	7	Reserved.		
	VD_AMUX	6	0/1=select ADC RGB/LNADC	for VD.	
	VD_RGB_EN	5	1=enable ADC RGB for SCAR	T RGB fast blanking function.	
	VD_YC_EN	4	1=enable S-Video input fund	tion.	
	VD_EN	3	1=enable VD function.		
	DVI_EN	2	1=enable DVI function.		
	-	1	Reserved.		
	ADC_ENA	0	1=enable ADC_A RGB function	on.	
01h	REG2502	7:0	Default : 0xCC	Access : R/W	
(2502h)	SYNC_SELB[1:0] Wistar Co	7:6 NTIC	Select ADC_B SYNC channel.  00: Select input channel 0.		
	for 深圳市	鼎	01; Select input channel 1.  10: Select input channel 2.		
	SYNC_SELA[1:0] Internal U	Jse Jse	Select ADC_A SYNC channel.  00: Select input channel 0.  01: Select input channel 1.  10: Select input channel 2.		
	AMUXB[1:0]	3:2	Select ADC_B RGB channel, \ 00: Select input channel 0 fo \ 01: Select input channel 1 fo \ 10: Select input channel 2 fo	r ADCB. r ADCB.	
	AMUXA[1:0]	1:0	Select ADC_A RGB channel, \ 00: Select input channel 0 fo   01: Select input channel 1 fo   10: Select input channel 2 fo	VDB FB mode RGB channel. r ADCA. r ADCA.	
02h	REG2504	7:0	Default : 0xFF	Access : R/W	
(2504h)	VD_CMUX[3:0]	7:4	Select VD SC channel; 0000= 0010=CVBS2; 0011=CVBS3; 0101=CVBS6(Y1); 0110=CVE 1000=SOG0; 1001=SOG1; 1000	0100=CVBS4(Y0); 3S5(C0); 0111=CVBS7(C1);	
	VD_YMUX[3:0]	3:0	Select VD CVBS/Y channel; 0 0010=CVBS2; 0011=CVBS3; 0101=CVBS6(Y1); 0110=CVB 1000=SOG0; 1001=SOG1; 1	0100=CVBS4(Y0); 3S5(C0); 0111=CVBS7(C1);	

ATOP Re	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
03h	REG2506	7:0	Default : 0x03	Access : R/W
(2506h)	-	7:2	Reserved.	
	GMC_BYPASS_C	1	1=enable GMC bypass C mo	de.
	GMC_BYPASS_Y	0	1=enable GMC bypass Y mo	de.
04h	REG2508	7:0	Default : 0xFF	Access : R/W
(2508h)	PDN_ADCREF	7	1=power down ADC voltage	reference.
	PDN_VREF	6	1=power down voltage refer	rence.
	PDN_ADCR	5	1=power down ADC_R.	
	PDN_ADCG	4	1=power down ADC_G.	
	PDN_ADCB	3	1=power down ADC_B.	
	PDN_PHD	2	1=power down phase digitizer.	
	PDN_PLL	1	1=power down ADC PLL.	
	PDN_DPLBG Star CC	ntic	=power down DPL bandgap.	
04h	REG250900000000000000000000000000000000000	7:0	Default: 0xFF/二 7日 /	Access : R/W
-	PDN_ICLP_Y	기기기	1=power down I-clamp on Y	channel.
	PDN_ICLP_Qternal	Jse	1=power down I-clamp on C channel.	
	PDN_ADCU	5	1=power down ADC_U.	
	PDN_ADCY	4	1=power down ADC_Y.	
	PDN_ADCC	3	1=power down ADC_C.	
	PDN_PHD2	2	1=power down VD PLL phase digitalizer.	
	PDN_PLL2	1	1=power down VD PLL.	
	PDN_DPLBG2	0	1=power down VD PLL band	l-gap.
05h	REG250A	7:0	Default : 0xEF	Access : R/W
(250Ah)	PDN_HSYNC[2:0]	7:5	1=power down HSYNC[2:0]	comparator.
	-	4	Reserved.	
	PDN_GMC_TUNE	3	1=power down GMC tune.	
	PDN_GMC_BIAS	2	1=power down GMC bias cir	cuit.
	PDN_GMC_Y	1	1=power down GMC on Y ch	nannel.
	PDN_GMC_C	0	1=power down GMC on C ch	nannel.
06h	REG250C	7:0	Default : 0xFF	Access : R/W
(250Ch)	PD_CLK[7:0]	7:0	Clock power down control.  [0]: PD_CLKXTAL.  [1]: PD_CLK200.	

ATOP Re	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
			[2]: PD_CLKPLLA.	
			[3]: PD_CLKADCA.	
			[4]: PD_CLKPLLB.	
			[5]: PD_CLKADCB.	
			[6]: PD_CLKD_VD.	
			[7]: PD_CLKGMC.	
			[8]: PD_CLK_DVI.	
			[9]: PD_CLK_HDCP.	
			[10]: PD_AUTO_HDCP. [11]: PD_CLK_HDMI.	
			[12]: PD_AUTO_HDMI.	
			[13]: PD_ICLK.	
			[14]: PD_CLK200_FB.	
			[15]: PD_DVIDETCLK.	
06h	REG250D/star Co	7-0	Default : 0xFF	Access : R/W
(250Dh)	PD_CLK[15:8]	7:0	See description of '250Ch'.	, <u> </u>
<u> </u>	REG250EOT 深圳「	7.64	Default: 0x00 目 尺之	Access : R/W
	softrst[7:0] internal l	Jše	1=soft reset for adcdvipll bloc [15:8]: reserved.	cks.
			[7]: Soft-reset atop control.	
			[6]: Soft-reset hdmi.	
			[5]: Soft-reset hdcp.	
			[4]: Soft-reset dvi.	
			[3]: Soft-reset pll_dig_b.	
			[2]: Soft-reset adc_vd. [1]: Soft-reset pll_dig_a.	
			[0]: Soft-reset adc_dig_a.	
07h	REG250F	7:0	Default : 0x00	Access : R/W
(250Fh)	SOFTRST[15:8]	7:0	See description of '250Eh'.	
08h	-	7:0	Default : -	Access : -
(2510h)	-	7:0	Reserved.	
08h	REG2511	7:0	Default : 0x0D	Access : RO, R/W
(2511h)	-	7:6	Reserved.	
	MPLL_HV_FLAG	5	Mpll vco high supply voltage	flag.
	MPLL_LOCK	4	Mpll lock status.	
	-	3:0	Reserved.	

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
09h ~ 0Bh	-	7:0	Default : -	Access : -
(2512h ~ 2517h)	-	7:0	Reserved.	
0Ch	REG2518	7:0	Default : 0x01	Access : R/W
(2518h)	ADC_PLL_EXTCK	7	1=select external clock mode	for ADC PLL.
	ADC_PLL_SELBG	6	Select band-gap source for A 1=GMC bandgap.	DC PLL, 0=ADC bandgap,
	ADC_PLL_PDIV[2:0]	5:3	ADC PLL clock post divider. b000: Div1. b001: Div2. b011: Div4. b111: Div8. others: Reserved.	
	ADC_PLL_MULT[2:0]	2:0	ADC PLL clock multiplier = N-	+1.
0Dh ~ 11h	- Watar Oc	7:0	Default : -	Access : -
(251Ah ~ 2522h)	- tor 深圳下	開。	Reserved.业有限2	2 司
11h	REG2523 NTERNAL	150	Default : 0x00	Access : RO
(2523h)	-	7:5	Reserved.	
ADC_PLL_STATUS[4:0]  4:0 Adc pll detector stat [4]: DPL_HV_FLAG. [3]: DPL_LOCK. [2]: DPL_FLAG. [1]: DPL_DUTYH.		[3]: DPL_LOCK. [2]: DPL_FLAG.		
12h	REG2524	7:0	Default : 0x01	Access : R/W
(2524h)	VD_PLL_EXTCK	7	1=select external clock mode	for VD(ADCB) PLL.
	VD_PLL_SELBG	6	Select band-gap source for V bandgap, 1=ADC bandgap.	D(ADCB) PLL, 0=GMC
	VD_PLL_PDIV[2:0]	5:3	VD(ADCB) PLL clock post divider. b000: Div1. b001: Div2. b011: Div4. b111: Div8. others: Reserved.	
	VD_PLL_MULT[2:0]	2:0	VD(ADCB) PLL clock multiplie	er = N+1.

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
13h ~ 17h	-	7:0	Default : -	Access : -
(2526h ~ 252Eh)	-	-	Reserved.	
17h	REG252F	7:0	Default : 0x00	Access : RO
(252Fh)	-	7:5	Reserved.	
	VD_PLL_STATUS[4:0]	4:0	VD(ADCB) pll detector status [4]: DPL_HV_FLAG. [3]: DPL_LOCK. [2]: DPL_FLAG. [1]: DPL_DUTYH. [0]: DPL_DUTYL.	).
L9h	REG2532	7:0	Default : 0x00	Access : R/W
(2532h)	-	7:6	Reserved.	
	ADC_ENCISOPSTAR CO	mic	Enable ADC offset cancel mode for VD; [5]=U; [4]=Y; [3]=C; [2]=B; [1]=G; [0]=R.	
_	REG2533OT 深圳ī	7掃	Default: 0x00	Access : R/W
(2533h)	- Internal ADC_GSHIFT[5:0]	HIGH AL WAELVIIIV		ift; [5]=U; [4]=Y; [3]=C;
1Ah	REG2534	7:0	Default : 0x1C	Access : R/W
(2534h)	-	7:6	Reserved.	1
	ADC_VCTRL_RGB[2:0]	5:3	ADC voltage control for ADC	_RGB.
	ADC_IBIAS_RGB[2:0]	2:0	Select ADC main bias current	t for ADC_RGB.
1Bh	REG2536	7:0	Default : 0x55	Access : R/W
(2536h)	ADC_ICTRL_RGB[7:0]	7:0	ADC RGB bias current control. [13:12]: ADC reference buffer bias current control. [11:10]: ADC input buffer current control. [9:8]: ADC PGA bias current control. [7:6]: ADC 1st stage bias current control. [5:4]: ADC 2nd stage bias current control. [3:2]: ADC 3rd stage bias current control. [1:0]: ADC 4th stage bias current control.	
1Bh	REG2537	7:0	Default : 0x15	Access : R/W
(2537h)	-	7:6	Reserved.	-
	ADC_ICTRL_RGB[13:8]	5:0	See description of '2536h'.	

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
1Ch	REG2538	7:0	Default : 0x08	Access : R/W
(2538h)	-	7:6	Reserved.	
	SOG_DISA	5	1=disable active SOG comparator.	
	SOG_THA[4:0]	4:0	Select SOG comparator thre	shold, step=10mv.
1Ch	REG2539	7:0	Default : 0x00	Access : R/W
(2539h)	ADCBWA[3:0]	7:4	Select ADC input filter band	width.
SOG_OPTFIRA		3	0/1=disable/enable SOG inp	out low bandwidth filter.
	SOG_BWA[2:0]	2:0	Select SOG input filter band	width.
1Fh	REG253E	7:0	Default : 0x08	Access : R/W
(253Eh)	-	7:5	Reserved.	
	SOG_THB[4:0]	4:0	Select SOG comparator thre	shold, step=10mv.
(253Fh)	REG253 Mstar Co	7:0 7:4	Default : 0x00 Reserved.	Access : R/W
	SOG_OPTFIRE 深圳下	方泉	0/1=disable/enable SOG inp	out low bandwidth filter.
	SOG_BWB[2:0]	2:0	Select SOG input filter bandwidth.	
	REG2540 Niernal	<b>45.6</b>	Default : 0x00	Access : R/W
(2540h)	-	7:6	Reserved.	,
	TEST_HSYNC[2:0]	5:3	1=enable HSYNC analog test input.	
	HSYNC_LVL[2:0]	2:0	Select HSYNC trigger level.	-
20h	REG2541	7:0	Default : 0x00	Access : R/W
(2541h)	-	7:6	Reserved.	-
	TEST_SOG[2:0]	5:3	1=enable SOG analog test in	nput.
	TEST_VSYNC[2:0]	2:0	1=enable VSYNC analog tes	t input.
21h ~ 22h	-	7:0	Default : -	Access : -
(2542h ~ 2545h)	-	-	Reserved.	
23h	REG2546	7:0	Default : 0x00	Access : R/W
(2546h)	-	7	Reserved.	
	CKEXT_SEL	6	0/1=select VSYNC0/VSYNC1	l as pll external clock input.
	-	5:3	Reserved.	
	VDD2LO_EN	2	1=enable vdd too low reset.	
	-	1:0	Reserved.	
23h	REG2547	7:0	Default : 0x30	Access : R/W

ATOP Reg	gister (Bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
	XTAL_FREQ[7:0]	7:0	Set XTAL frequency for timing detection normalization (default=12MHz, format=6.2 MHz).		
24h	REG2548	7:0	Default : 0x00	Access : R/W	
(2548h)	REFDAC0[7:0]	7:0	ADC reference DAC0 output I	evel override value.	
24h	REG2549	7:0	Default : 0x0C	Access : R/W	
(2549h)	-	7:5	Reserved.		
	REFDAC0_OV	4	1=override ADC reference DA	ACO output.	
	REFDAC0[11:8]	3:0	See description of '2548h'.		
25h	REG254A	7:0	Default : 0x00	Access : R/W	
(254Ah)	REFDAC1[7:0]	7:0	ADC reference DAC1 output I	evel override value.	
25h	REG254B	7:0	Default : 0x0C	Access : R/W	
(254Bh)	1	7:5	Reserved.		
	REFDACI_OVStar CC	nfic	Proverride ADC reference DAC1 output.		
	REFDAC1[11:8] >	_3:0	See description of '254Ah'.		
<b>26h</b>	REG254C	7:0	Default: 0x40	Access : R/W	
(254Ch)	<ul> <li>Internal I</li> </ul>	Jø	Reserved.		
	REF_SEL_VD	6	Select ADC reference DAC for assigned to VD).	r VD function (prefer DAC1	
	-	5:4	Reserved.		
	REF_SEL[3:0]	3:0	Select ADC reference DAC for ADC {Overwrite, B;G;R}; 0=DAC0; 1=DAC1.		
26h	REG254D	7:0	Default : 0x00	Access : R/W	
(254Dh)	-	7:2	Reserved.	•	
	RDAC_ICTRL[1:0]	1:0	Select reference DAC bias cu	rrent.	
27h	REG254E	7:0	Default : 0x00	Access : R/W	
(254Eh)	REFDAC2[7:0]	7:0	ADC reference DAC1 output I	evel override value.	
27h	REG254F	7:0	Default : 0x0C	Access : R/W	
(254Fh)	-	7:5	Reserved.		
	REFDAC2_OV	4	1=override LNADC reference	DAC output.	
	REFDAC2[11:8]	3:0	See description of '254Eh'.		
28h	REG2550	7:0	Default : 0x80	Access : R/W	
(2550h)	VD_CGAIN[7:0]	7:0	VD ADC C channel gain contr	<u>-</u>	
28h	REG2551	7:0	Default : 0x70	Access : R/W	

Index	Mnemonic	Bit	Description	
(Absolute)		Dit.	Description	
	VD_COFFSET[7:0]	7:0	VD ADC C channel offset control.	
29h	REG2552	7:0	Default : 0x80	Access : R/W
(2552h)	VD_YGAIN[7:0]	7:0	VD ADC Y channel gain co	ntrol (override).
29h	REG2553	7:0	Default : 0x70	Access : R/W
(2553h)	VD_YOFFSET[7:0]	7:0	VD ADC Y channel offset c	ontrol.
2Ah	REG2554	7:0	Default : 0x00	Access: RO, R/W, WO
(2554h)	VD_YGAIN_OV	7	1=override VD ADC_Y gair	n control.
	VD_CGAIN_OV	6	1=override VD ADC_C gair	n control.
	-	5	Reserved.	
	CLROVF_YC	4	Write an 1 to clear ADC_YC overflow flags.	
	OVF_YC[3:0]	3:0	ADC overflow flags, {OVFY	, UNFY, OVFC, UNFC}.
2Bh ~ 2Bh	-	7:0	Default : -	Access : -
(2556h ~ 2557h)	- Mstar Co	ontic	Reserved 2	
2Ch	REG2558OT 深圳ī	7:0	Default: 0x00	Access : R/W
(2558h)	- Internal		Reserved.	
	VMID_SELA	6	Select vmid mode.	
			0=controlled by ADCB gain, 1=constant voltage.	
	BSEL_CVA[1:0]	5:4	Select vclamp voltage for ADC B input.	
	0051 01454 01	2.2	00=clamp to gnd, 01=clamp to VP3, 1x=clamp to Vmid.	
	GSEL_CVA[1:0]	3:2	Select volamp voltage for A	ADC G input. np to VP3, 1x=clamp to Vmid.
	RSEL_CVA[1:0]	1:0	Select vclamp voltage for A	· · · · · · · · · · · · · · · · · · ·
				np to VP3, 1x=clamp to Vmid.
2Ch	REG2559	7:0	Default : 0x00	Access : R/W
(2559h)	-	7	Reserved.	
	VMID_SELB	6	Select vmid mode.	
			0=controlled by ADCU gain	n, 1=constant voltage.
	-	5:0	Reserved.	
2Dh	REG255A	7:0	Default : 0x90	Access : R/W
(255Ah)	VMID_VP4	7	1=select new vmid vp4 mo	ode.
	-	6:5	Reserved.	
	ADC_INMSEL	4	0/1=select ADC INM pins,	differential/shared mode.
	SVCLP[3:0]	3:0	Select GMC VCLAMP voltage	ro lovol

	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
2Dh	REG255B	7:0	Default : 0x00	Access : R/W
(255Bh)	-	7	Reserved.	
	FB_RGBCLP	6	0/1=select RGB clamp pulse from VD/ADC for FB mode.	
	CLAMP_YC_OV[1:0]	5:4	Override clamp control for YO 11=force clamp.	C, 0x=pulse; 10=disable;
	-	3:2	Reserved.	
	CLAMP_RGB_OV[1:0]	1:0	Override clamp control for RC 11=force clamp.	GB, 0x=pulse; 10=disable;
2Eh	REG255C	7:0	Default : 0x00	Access : R/W
(255Ch)	ICLP_M1[1:0]	7:6	Select I-clamp current range	for Y channel.
	ICLP_M0[1:0]	5:4	Select I-clamp current range for C channel.	
	SEL_ICLAMP[3:0]	3:0	Select I-clamp bias current.	
30h	REG2560/Istar Co	700	Default : 0x01	Access : R/W
(2560h)	GMC_UPD_SEL	_ 7_	Select GMC update during 0=	VSYNC; 1=HSYNC.
_	GMC_STS_SEL 洋川「	一號	Select GMC status; 0=GMC co	ontrol code; 1=GMC tuning
	GMC_HOLD Ternal U	<del>Jşe</del>	code. 1=hold current GMC control.	
	GMC_UPDA	4	1=always update GMC control.	
	GMC_HYS_TH[3:0]	3:0	Select GMC update hysteresis threshold.	
30h	REG2561	7:0	Default : 0x08	Access : R/W
(2561h)	GMC_ACC_TH[7:0]	7:0	Select accumulator threshold	for GMC control update.
31h	REG2562	7:0	Default : 0x00	Access : RO
(2562h)	GMC_STATUS[7:0]	7:0	GMC tuning status. [8]: Comparator output. [7:0]: GMC control/tuning code.	
31h	REG2563	7:0	Default : 0x00	Access : RO
(2563h)	-	7:1	Reserved.	
	GMC_STATUS[8]	0	See description of '2562h'.	
32h ~ 33h	-	7:0	Default : -	Access : -
(2564h ~ 2567h)	-	-	Reserved.	,
	REG2568	7:0	Default : 0x1F	Access : R/W
34h	IXEGE500			
34h (2568h)	-	7:6	Reserved.	-

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
34h	REG2569	7:0	Default : 0x40	Access : R/W
(2569h)	-	7	Reserved.	
	AGC_GMC_1ST	6	1=use GMC gain 2X first whe	n tuning AGC.
	GMC_YGAIN_OV[2:0]	5:3	1=override GMC gain on Y ch 0xx: Auto; 100=1X; 101=2X;	
	GMC_CGAIN_OV[2:0]	2:0	1=override GMC gain on C ch 0xx: Auto; 100=1X; 101=2X;	
35h ~ 37h	-	7:0	Default : -	Access : -
(256Ah ~ 256Fh)	-	-	Reserved.	
38h	REG2570	7:0	Default : 0x0F	Access : R/W
(2570h)	-	7	Reserved.	
	CVBSO_MUXEN[2:0] VISTAR CC	6:4 NTIC	CVBS buffer input channel enable. [6]: 1=CP channel enable.	
	for 深圳市	鼎引	[5]: 1=YN channel enable. [4]: 1=YP channel enable.	公司
	PDN_CVBSO_CPOS	اع	1=CP channel clamp power down.	
	PDN_CVBSO_YPOS	2	1=YP channel clamp power down.	
	PDN_CVBSO_LSH	1	1=power down CVBS output buffer level shift.	
	PDN_CVBSO	0	1=power down CVBS output buffer.	
39h	REG2572	7:0	Default : 0x00	Access : R/W
(2572h)	CVBSO_YNMUX[3:0]	7:4	Select YN channel input. 0000=VCOM0; 0001=VCOM1; 0010=VCOM1; 0011=VCOM1; 0100=VCOM2; 0101=VCOM2; 0110=VCOM2; 0111=VCOM2; 1000=VCOM2; 1001=VCOM2; 1010=VCOM2; 1011=CVBS_DACM.	
	CVBSO_YPMUX[3:0]	3:0	Select YP channel input. 0000=CVBS0; 0001=CVBS1; 0010=CVBS2; 0011=CVBS3; 0100=CVBS4(Y0); 0101=CVBS5(C0); 0110=CVBS6(Y1); 0111=CVBS7(C1); 1000=SOG0; 1001=SOG1; 1010=SOG2 1011=CVBS DAC.	
39h	REG2573	7:0	Default : 0x00	Access : R/W
(2573h)	-	7:4	Reserved.	
	CVBSO_CPMUX[3:0]	3:0	Select CP channel input. 0000=CVBS0; 0001=CVBS1;	0010=CVBS2; 0011=CVBS3;

ATOP Reg	gister (Bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
			0100=CVBS4(Y0); 0101=CVBS5(C0); 0110=CVBS6(Y1); 0111=CVBS7(C1); 1000=SOG0; 1001=SOG1; 1010=SOG1		
3Ah	REG2574	7:0	Default : 0x00	Access : R/W	
(2574h)	-	7:6	Reserved.		
	CVBSO_ISINK[2:0]	5:3	Select CVBSO clamp sink cur	rent.	
	CVBSO_HISOURCE	2	1=enable CVBSO clamp high	sourcing current.	
	CVBSO_CBW[1:0]	1:0	C channel clamp bandwidth.		
3Bh ~ 3Bh	-	7:0	Default : -	Access : -	
(2576h ~ 2577h)	-	-	Reserved.		
3Ch	REG2578	7:0	Default : 0x0F	Access : R/W	
(2578h)	- CVBSO2_MUXEN[2:0] CC for 深圳市	n <sub>eid</sub> c F 県	Reserved.  CVBS buffer input channel enable.  [6]: 1=CP channel enable.		
		12 MU	[5]: 1=YN channel enable.		
	<u>Internal L</u>	<del>Jse</del>	[4]: 1=YP channel enable.		
	PDN_CVBSO2_CPOS	3	1=CP channel clamp power down.		
	PDN_CVBSO2_YPOS	2	1=YP channel clamp power down.		
	PDN_CVBSO2_LSH	1	1=power down CVBS output		
	PDN_CVBSO2	0	1=power down CVBS output		
3Dh	REG257A	7:0	Default : 0x00	Access : R/W	
(257Ah) CVBSO2_YNMUX[3:0] 7:4 Select YN channel input. 0000=VCOM0; 0001=VCOM1; 001 0011=VCOM1; 0100=VCOM2; 010 1001=VCOM2; 1010=VCOM2; 1010		2; 0101=VCOM2; 2; 1000=VCOM2;			
	CVBSO2_YPMUX[3:0]	3:0	Select YP channel input.  0000=CVBS0; 0001=CVBS1; 0010=CVBS2; 0011=CVBS  0100=CVBS4(Y0); 0101=CVBS5(C0); 0110=CVBS6(Y1)  0111=CVBS7(C1); 1000=SOG0; 1001=SOG1; 1010=SC  1011=CVBS DAC.		
3Dh	REG257B	7:0	Default : 0x00	Access : R/W	
(257Bh)	-	7:4	Reserved.		
	CVBSO2_CPMUX[3:0]	3:0	Select CP channel input.		

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
			0100=CVBS4(Y0); 0101=CVE	0010=CVBS2; 0011=CVBS3; 3S5(C0); 0110=CVBS6(Y1); G0; 1001=SOG1; 1010=SOG2;
3Eh	REG257C	7:0	Default : 0x00	Access : R/W
( <b>257Ch</b> ) _ 7:6 Reserved.		Reserved.		
	CVBSO2_ISINK[2:0]	5:3	Select CVBSO clamp sink cur	rent.
	CVBSO2_HISOURCE	2	1=enable CVBSO clamp high	sourcing current.
	CVBSO2_CBW[1:0]	1:0	C channel clamp bandwidth.	
3Fh ~ 3Fh	-	7:0	Default : -	Access : -
(257Eh ~ 257Fh)	-	-	Reserved.	
40h	REG2580	7:0	Default : 0x40	Access : R/W
(2580h)	FBLANK_CKINGTAT CC	nțic	invert fast blanking ADC s	ampling clock.
	PDN_FBLANK - ZZ +     =		1=power down fast blanking	ADC.
	FBLANK_SEL[1:0]	5:4 JSE	Select fast blanking input 00=none; 01=FB input 0; 10=FB input 1; 11=FB input 2.	
	FBLANK_GX[3:0]	3:0	Select fast blanking ADC gair	1.
41h ~ 41h	-	7:0	Default : -	Access : -
(2582h ~ 2583h)	-	-	Reserved.	
42h	REG2584	7:0	Default: 0x00	Access : R/W
(2584h)	-	7:6	Reserved.	
	FB_CSC_EN	5	1=enable RGB input color spaffanking.	ace conversion before fast
	FB_SRST	4	1=software reset fast blankir	ng down sample block.
	CSDOWN_168	3	1=enable down sampling RG	B input from 16 fsc to 8 fsc.
	CSDOWN_84	2	1=enable down sampling RG	B input from 8 fsc to 4 fsc.
	FB_DTHR[1:0]	1:0	1=enable dither for down sai [1]: Dither for 16-to-8 down [0]: Dither for 8-to-4 down sai	sample.
43h	REG2586	7:0	Default : 0x00	Access : R/W
(2586h)	FB_FINE_DLY[1:0]	7:6	Select FB input fine delay.	
	-	5:0	Reserved.	

Index	Mnemonic	Bit	Description	
(Absolute)				
43h	REG2587	7:0	Default : 0x00	Access: R/W
(2587h)	RGB_FINE_DLY[1:0]	7:6	Select RGB input fine delay.	
	RGB_PG_DLY[5:0]	5:0	Select RGB input pipe delay	
44h	REG2588	7:0	Default : 0x00	Access : R/W
(2588h)	-	7:6	Reserved.	
	FB_DOFFS[5:0]	5:0	Fast blanking input digital of	ffset adjust (0.6).
44h	REG2589	7:0	Default : 0x44	Access: R/W
(2589h)	FB_DGAIN[7:0]	7:0	Fast blanking input digital g	ain adjust (2.6).
45h	REG258A	7:0	Default : 0x20	Access : R/W
(258Ah)	-	7:6	Reserved.	
	FB_BILTH[5:0]	5:0	Select fast blanking active the	hreshold for bi-level mode.
45h	REG258B	7:0	Default : 0x00	Access : RO, WO
(258Bh)	- Mstar Co	17.6 C	Reserved.	•
	FB_ACT_CLR - \\ \tau +     =	<u></u>	Write an 1 to clear FB_ACT/	flag.
-	FB_ACT_FLAG	고 제 제 지	Fast blanking input active st	atus (sticky flag).
	FBLANK_DOUT[3:0] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Jse	Fast blank input value status.	
46h	REG258C	7:0	Default : 0x00	Access : R/W
(258Ch)	CVBS_DAC_EN	7	1=enable CVBS DAC.	
	CVBS_DAC_SEL	6	Select CVBS DAC input sour	ces.
			0: From video encoder.	
			1: From VIF decoder.	
	CVBS_DAC_CLK_INV	5	CVBS DAC clock invert enab	le.
			0: Disable clock invert. 1: Enable clock invert.	
	_	4:0	Reserved.	
46h	REG258D	7:0	Default : 0x00	Access : R/W
(258Dh)	CVBS_DAC_GAIN[3:0]	7:4	CVBS DAC gain control.	
	CVBS_DAC_OFFSET[3:0]	3:0	CVBS DAC offset control.	
47h	REG258E	7:0	Default : 0x00	Access : R/W
(258Eh)	-	7:1	Reserved.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
-	ADCBW_RB_OREN	0		th overwrite enable
	L'INCOME IND_CINEIN	0	ADC RB input filter bandwidth overwrite enable.	
			0: ADC RB input filter bandwidth controlled by reg_adcbwa	
			0: ADC RB input filter bandw 1: ADC RB input filter bandw	, <del>.</del>

ATOP Reg	gister (Bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
47h	REG258F	7:0	Default : 0x00	Access : R/W	
(258Fh)	ADCBW_B_OV[3:0]	7:4	ADC B input filter bandwidth overwrite.		
	ADCBW_R_OV[3:0]	3:0	ADC R input filter bandwidth	overwrite.	
48h	REG2590	7:0	Default: 0x03	Access : R/W	
(2590h)	-	7:2	Reserved.		
	PDN_MODULE	1	1: Power down 2nd reference	e module.	
	PDN_VCLP	0	1: Power down vclp reference	e voltage.	
48h ~ 49h	-	7:0	Default : -	Access : -	
(2591h ~ 2593h)	-	-	Reserved.		
4Ch	REG2598	7:0	Default: 0x00	Access: RO, R/W, WO	
(2598h)	SAR2_DONE	7	1=SAR one-shot mode done status.		
	SAR2_TRIG/star Co	nfic	Write an 1 to restart SAR conversion.		
	SAR2_EN_	_ 5	0/1=power-down/enable SAR ADC.		
_	SAR2_FREERUN 沐儿厂	力絹	Select SAR ADC operation m	ode; 0=one-shot; 1=freerun	
	SAR2_CH_EN[3:0]	<del>Jse</del>	mode. Channel enable bit for SAR[3	3:0] inputs.	
4Ch	REG2599	7:0	Default : 0x04	Access : R/W	
(2599h)	SAR2_PERIOD[7:0]	7:0	SAR ADC input sampling puls	se duration.	
4Dh	REG259A	7:0	Default: 0x00	Access : RO	
(259Ah)	-	7:6	Reserved.		
	SAR2_DATA0[5:0]	5:0	SAR ADC channel 0 data.		
4Dh	REG259B	7:0	Default : 0x00	Access : RO	
(259Bh)	-	7:6	Reserved.		
	SAR2_DATA1[5:0]	5:0	SAR ADC channel 1 data.		
4Eh	REG259C	7:0	Default: 0x00	Access : RO	
(259Ch)	-	7:6	Reserved.		
	SAR2_DATA2[5:0]	5:0	SAR ADC channel 2 data.		
4Eh	REG259D	7:0	Default : 0x00	Access : RO	
(259Dh)	-	7:6	Reserved.		
	SAR2_DATA3[5:0]	5:0	SAR ADC channel 3 data.		
4Fh ~ 4Fh	-	7:0	Default : -	Access : -	
(259Eh ~	-	-	Reserved.		

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
50h	REG25A0	7:0	Default : 0x00	Access : R/W
(25A0h)	-	7:6	Reserved.	
	ID_THL[5:0]	5:0	Select SCART function select	switch (FSSW) low threshold.
50h	REG25A1	7:0	Default : 0x00	Access : R/W
(25A1h)	-	7:6	Reserved.	
	ID_THH[5:0]	5:0	Select SCART function select	switch (FSSW) high threshold.
51h	REG25A2	7:0	Default : 0x00	Access : R/W
(25A2h)	ID1_EN	7	1=enable ID1 change detect.	
	ID1_SEL[2:0]	6:4	0~3: reserved. 4~7: select SAR2[0:3] as ID1 source.	
	ID0_EN	3	1=enable ID0 change detect.	
	IDO_SEL[2;0]star Co	7219 C	0 0~3: reserved. 4~7: select SAR2[0:3] as ID0 source.	
51h (25A3h)	REG25A3OT 深圳下	湯	Default: 0x00	Access : RO
	- Internal I	Z:4	Reserved.	
	SCART_ID1[1:0]	3:2	SCART ID1 level status.	
	SCART_ID0[1:0]	1:0	SCART ID0 level status.	
54h	REG25A8	7:0	Default : 0xC8	Access : R/W
(25A8h)	ATTEN_CLPENR	7	1=force a clamp duration wh	en attenuator on.
	ATTEN_CLPENF	6	1=force a clamp duration wh	en attenuator off.
	ATTEN_CLPDUR[5:0]	5:0	Select clamp duration when s N*1024 CLKFSC.	switch from/to attenuator,
54h	REG25A9	7:0	Default : 0x40	Access : R/W
(25A9h)	ATTEN_SWDLY[1:0]	7:6	Select enable attenuator to statement of Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable attenuator to statement of the Select Enable at the Select	witch mux delay, N*64
	ATTEN_OV[5:0]	5:0	Override CVBS input attenuator.  [5]: Override attenuator Y enable.  [4]: Enable attenuator Y input mux.  [3]: Enable attenuator Y.  [2]: Override attenuator C enable.  [1]: Enable attenuator C input mux.  [0]: Enable attenuator C.	
55h	REG25AA	7:0	Default : 0x08	Access: RO, R/W

ATOP Reg	gister (Bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	7	Reserved.		
	AGC_COARSE[2:0]	6:4	VD coarse gain status.		
	ATTEN_SVCLP[3:0]	3:0	Select clamp level when atter	nuator enable.	
56h ~ 56h	-	7:0	Default : -	Access : -	
(25ACh ~ 25ADh)	-	-	Reserved.		
58h	REG25B0	7:0	Default : 0x00	Access : R/W	
(25B0h)	CLK_EXTMD	7	1=enable external clock (fund	ction) test mode.	
	-	6:0	Reserved.		
58h ~ 59h	-	7:0	Default : -	Access : -	
(25B1h ~ 25B3h)	-	-	Reserved.		
5Ah	REG25B4	7:0	Default: 0x00	Access : R/W	
(25B4h)	RAMP_EN VISIAI CC	11710	1=enable ramp counter.		
<u> </u>	RAMP_VREF2r 深圳了	54	1=enable ramp counter to LNADC VREF.		
	RAMP_VREF1	5	1=enable ramp counter to VREF_DAC1.		
	RAMP_VREFOLETTIAL C	Jse	1=enable ramp counter to VREF_DACO.		
	RAMP_DIV[3:0]	3:0	Select ramp speed divider; 2^N - 1.		
5Bh ~ 5Fh	-	7:0	Default : -	Access : -	
(25B6h ~ 25BEh)	-	-	Reserved.		
60h	REG25C0	7:0	Default : 0xFF	Access : R/W	
(25C0h)	PDN_DVIPLL	7	1=power down DVI PLL.		
	PDN_DVIPLLBG	6	1=power down DVI PLL band	d-gap.	
	PDN_DVIPLLREG	5	1=power down DVI PLL regu	lator.	
	PDN_DMIBEX	4	1=power down DVI output b	ias current.	
	PDN_DVICK	3	1=power down DVI clock rec	eiver.	
	PDN_DM[2:0]	2:0	1=power down DVI de-multip	olexer.	
60h	REG25C1	7:0	Default : 0x7F	Access : R/W	
(25C1h)	-	7:3	Reserved.		
	PDN_DPLMXR[2:0]	2:0	1=power down DPL mixer [2	:0].	
61h	REG25C2	7:0	Default : 0x35	Access : R/W	
(25C2h)	-	7	Reserved.		

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
	BBEN	6	1=BBEN mode.	
DM_MODE_OV[1:0]		5:4	Override DM operation mode 0x=auto. 10=high speed option mode. 11=normal mode.	
	SWCKB	3	1=enable clkb input switch.	
	SWCKA	2	1=enable clka input switch.	
	SWB	1	1=enable data_b input switch	h.
	SWA	0	1=enable data_a input switch	٦.
61h	REG25C3	7:0	Default : 0x10	Access : R/W
(25C3h)	HR_SEL[2:0]	7:5	Select dvi pull-up resistor.	
	DVI_RCTRL[4:0]	4:0	Dvi termination resistor contr	ol.
62h ~ 67h (25C4h ~ 25CEh)	Mstar Co	r <mark>7i</mark> 9c	Default :- Reserved.	Access : -
68h	TOF 決 リルド REG25D0	7:0	Default: 0xC0	Access : RO, R/W
68h (25D0h)	- Internal l	J <del>2</del> €	Reserved./	Access I Noy Ny II
	DVI_DPL_STATUS[3:0]	3:0	DVI DPL detector status.  [3]: DVIPLL_LOCK.  [2]: DVIPLL_FLAG.  [1]: DVIPLL_DUTYH.  [0]: DVIPLL_DUTYL.	
68h	REG25D1	7:0	Default : 0x0C	Access : R/W
(25D1h)	-	7:4	Reserved.	
	GPIO_OEN[1:0]	3:2	0= GPIO[1:0] output enable.	
	GPIO[1:0]	1:0	Write GPIO[1:0] output value Read GPIO[1:0] input value.	2.
70h	REG25E0	7:0	Default : 0x00	Access : RO
(25E0h)	ADCDVI_IRQ_STATUS[7:0]	7:0	Adcdvi irq status. {0, SCART_ID1_CHG, SCART HDMI_MODE_CHG, DVI_CK_	= - ·
70h	REG25E1	7:0	Default : 0x00	Access : R/W
(25E1h)	ADCDVI_IRQ_MASK[7:0]	7:0	Adcdvi irq mask control.	
71h	REG25E2	7:0	Default: 0x00	Access : R/W
(25E2h)	ADCDVI_IRQ_FORCE[7:0]	7:0	Adcdvi irq force control.	

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
71h	REG25E3	7:0	Default : 0x00	Access : R/W
(25E3h)	ADCDVI_IRQ_CLR[7:0]	7:0	Adcdvi irq clear control.	
72h	REG25E4	7:0	Default : 0x08	Access : R/W
(25E4h)	GAIN_AGC0[7:0]	7:0	Select ADC gain control for V	D AGC_COARSE=0.
72h	REG25E5	7:0	Default : 0x10	Access : R/W
(25E5h)	GAIN_AGC1[7:0]	7:0	Select ADC gain control for V	D AGC_COARSE=1.
73h	REG25E6	7:0	Default : 0x10	Access : R/W
(25E6h)	GAIN_AGC2[7:0]	7:0	Select ADC gain control for V	D AGC_COARSE=2.
73h	REG25E7	7:0	Default : 0xE0	Access : R/W
(25E7h)	GAIN_AGC3[7:0]	7:0	Select ADC gain control for V	D AGC_COARSE=3.
74h	REG25E8	7:0	Default : 0xC1	Access : R/W
(25E8h)	GMC_AGC[3:0]	7:4	Select GMC gain control for V	D AGC_COARSE.
	GSHIFT_AGC[3:0]ar CC	13:dC	Select ADC gain shift control	for VD AGC_COARSE.
74h	- for 空圳a	7:0	Default: 川右限ル	Access : -
(25E9h)	-	וי עות רו	Reserved.	
75h	REG25EANTERNAL	J20	Default : 0x51	Access : R/W
(25EAh)	CVBS_GAIN_AGC1[3:0]	7:4	Select LNADC gain control for	r VD AGC_COARSE=1.
	CVBS_GAIN_AGC0[3:0]	3:0	Select LNADC gain control for	VD AGC_COARSE=0.
75h	REG25EB	7:0	Default : 0xF5	Access : R/W
(25EBh)	CVBS_GAIN_AGC3[3:0]	7:4	Select LNADC gain control for	VD AGC_COARSE=3.
	CVBS_GAIN_AGC2[3:0]	3:0	Select LNADC gain control for	r VD AGC_COARSE=2.
76h ~ 79h	-	7:0	Default : -	Access : -
(25ECh ~ 25F3h)	-	-	Reserved.	
7Ah	REG25F4	7:0	Default : 0x00	Access : R/W
(25F4h)	HSYNC_DEGLITCH_TH[7:0]	7:0	Select HSYNC deglitch pulse MPLL clock).	width threshold (step size =
7Ah	REG25F5	7:0	Default : 0x00	Access : R/W
(25F5h)	SOG_DEGLITCH_TH[7:0]	7:0	Select SOG deglitch pulse wid clock).	th threshold (step size = MPL
7Bh	REG25F6	7:0	Default : 0x00	Access : R/W
(25F6h)	-	7:6	Reserved.	
	IP_SOG_DEGLITCH	5	1: Enable SOG input deglitch	for IP mode detection.

ATOP Reg	gister (Bank = 25)			
Index (Absolute)	Mnemonic	Bit	Description	
	IP_HSYNC_DEGLITCH	4	1: Enable HSYNC input deglitch for IP mode detection.	
	PLL_SOG_DEGLITCH	3	1: Enable SOG input deglitch for PLL.	
	PLL_HSYNC_DEGLITCH	2	1: Enable HSYNC input deglitch for PLL.	
	ADC_SOG_DEGLITCH	1	1: Enable SOG input deglitch for ADC clamp.	
	ADC_HSYNC_DEGLITCH	0	1: Enable HSYNC input deglit	ch for ADC clamp.
7Ch ~ 7Eh	-	7:0	Default : -	Access : -
(25F8h ~ 25FCh)	-	-	Reserved.	
7Eh	REG25FD	7:0	:0 Default : 0x00	
(25FDh)	BT656_PLL_STATUS[1:0]	7:6	Bt656 output pll status.	
	-	5:0	Reserved.	

## Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## ADC Register (Bank = 26)

7.001	ADC Register (Darik = 20)					
ADC R	egister (Bank = 26)					
Index (Absol ute)	Mnemonic	Bit	Description			
00h	REG2600	7:0	Default : 0x95	Access : R/W		
(2600 h)	PLLDIV[7:0]	7:0	ADC PLL divider ratio (htotal-3 MSB).	3), (write sequence LSB ->		
00h	REG2601	7:0	Default : 0x06	Access : R/W		
(2601	-	7:5	Reserved.			
h)	PLLDIV[12:8]	4:0	See description of '2600h'.			
01h	REG2602	7:0	Default : 0x82	Access : R/W		
(2602 h)	BWCOEF[7:0]	7:0	ADC PLL bandwidth coefficien	t.		
01h	REG2603	7:0	Default : 0x09	Access : R/W		
(2603 h)	FREQCOEF[7:0] Star C	onfi	ADC PLL frequency coefficient.			
02h	REG2604 for 深圳	7:0	Default: 0x05	Access : R/W		
(2604 h)	DAMPCOEF[7:0]	7:0	ADC PLL damping coefficient.	A -J		
03h	REG2606	7:0	Default : 0x00	Access : R/W		
(2606	-	7:6	Reserved.			
h)	PHASE_CC[5:0]	5:0	Select ADC sampling clock pha	ase.		
03h	REG2607	7:0	Default : 0x08	Access : R/W		
(2607	-	7:6	Reserved.			
h)	PHASE_DELTA[5:0]	5:0	Select ADC phase delta between	en clkcc & clkadc.		
04h	REG2608	7:0	Default : 0x05	Access : R/W		
(2608	PLL_STATUS_SEL[2:0]	7:5	Select pll digital status.			
h)	PHD_CAL_DIS	4	Disable phase digitalizer caliba	artion.		
	SETTLE_CNT[3:0]	3:0	Select phase digitalizer settling	g time.		
04h	REG2609	7:0	Default : 0xC6	Access : R/W		
(2609	WDOG_TOL[1:0]	7:6	Select PLL watch dog reset to	lerance.		
h)	IQCLR_TH[2:0]	5:3	PII lock to unlock threshold.			
	IQSET_TH[2:0]	2:0	PII unlock to lock threshold.	1		
05h	REG260A	7:0	Default : 0x00	Access : RO		
(260A h)	PLL_STATUS[7:0]	7:0	Pll digital status. 000: {LOCK, IQ, SLOW, FAST,	, FREERUN, 000}.		

ADC R	egister (Bank = 26)			
Index (Absol ute)	Mnemonic	Bit	Description	
06h	REG260C	7:0	Default : 0x00	Access : R/W
(260C h)	PLL_TESTD[7:0]	7:0	PII digital test registers.	
06h	REG260D	7:0	Default : 0x00	Access : R/W
(260D h)	PLL_TESTD[15:8]	7:0	See description of '260Ch'.	
07h	REG260E	7:0	Default : 0x8A	Access : R/W
(260E h)	HSYNC_POL	7	Input HSYNC polarity. 0: Low active. 1: High active.	
SOG_EN		6	Select pll locking source.  0: HSYNC.  1; SOG.	
	for 深圳	市鼎	Select pll locking edge.  0: HSYNC leading edge.  1: HSYNC trailing edge.	公司
	CLAMP_EDGE nternal	Utse	Select clamp reference edge.  0: HSYNC trailing edge.  1: HSYNC leading edge.	
	CCDIS	3	1=disable clamp during coast	region.
	WDOG_DIS	2	1=disable ADC PLL watch dog	
	COAST_POL	1	Select coast polarity. 0: Low active. 1: High active.	
	-	0	Reserved.	
07h	REG260F	7:0	Default : 0x00	Access : R/W
(260F h)	HSOUT_PW[7:0]	7:0	Select extended HSOUT pulse	width.
08h	REG2610	7:0	Default : 0x80	Access : R/W
(2610 h)	GAIN_R[7:0]	7:0	ADC R channel gain control.	
08h	REG2611	7:0	Default : 0x80	Access : R/W
(2611 h)	OFFSET_R[7:0]	7:0	ADC R channel offset control.	
09h	REG2612	7:0	Default : 0x80	Access : R/W
(2612	GAIN_G[7:0]	7:0	ADC G channel gain control.	

	egister (Bank = 26)			
Index (Absol ute)	Mnemonic	Bit	Description	
09h	REG2613	7:0	Default : 0x80	Access : R/W
(2613 h)	OFFSET_G[7:0]	7:0	ADC G channel offset control.	
0Ah	REG2614	7:0	Default : 0x80	Access : R/W
(2614 h)	GAIN_B[7:0]	7:0	ADC B channel gain control.	
0Ah	REG2615	7:0	Default : 0x80	Access : R/W
(2615 h)	OFFSET_B[7:0]	7:0	ADC B channel offset control.	
0Bh	REG2616	7:0	Default : 0x05	Access : R/W
(2616 h)	CLAMP_DLY[7:0]	7:0	Select clamp pulse start posit edge.	ion relative to input HSYNC
0Bh	REG2617	7:0	Default: 0x05	Access : R/W
(2617 h)	CLAMP_DUR[字回广 深力	市場	Select clamp pulse duration.	公司
0Ch	REG2618 Interna	7:05	Default : 0x24	Access : R/W
(2618	HSOUT_GEN	7	1=enable HSOUT pulse exten	sion.
h)	CLAMP_VEN	6	1=enable clamp once per vsy	nc mode.
	RGB_SWAP[5:0]	5:0	Select rgb data to scalar, [1:0 [5:4]=SEL B, 00=R, 01=G, 10	
0Ch	REG2619	7:0	Default : 0x00	Access : R/W
(2619 h)	CLAMP_VDLY[7:0]	7:0	Clamp pulse line delay from v	sync.
0Dh	REG261A	7:0	Default : 0x00	Access : R/W
(261A h)	MASK_DUR[7:0]	7:0	Select blank ADC data duration	on after HSYNC.
0Dh	REG261B	7:0	Default : 0x7A	Access : R/W
(261B	-	7	Reserved.	
h)	MASK_EN[3:0]	6:3	Enable blank ADC for CAL.	
	MASK_COAST	2	1=blank ADC data during CO	AST.
	MASK_CDIS	1	1=disable H blank ADC data	during COAST.
	MASK_EDGE	0	0/1=select blank ADC data fro	om HSYNC leading/trailing edge.
0Eh	REG261C	7:0	Default : 0x40	Access : R/W
(261C				

Index (Absol ute)	Mnemonic	Bit	Description	
0Eh	REG261D	7:0	Default : 0x64	Access : R/W
(261D h)	TIMEOUT_V[7:0]	7:0	VSYNC activity timeout period	I (ms).
0Fh	REG261E	7:0	Default : 0x00	Access : RO
(261E	-	7:3	Reserved.	
h)	SOG_TOG	2	1=active channel sog toggle s	status.
	VSYNC_TOG	1	1=active channel vsync toggle	e status.
HSYNC_TOG 0 1=active channel		1=active channel hsync toggl	e status.	
10h	REG2620	7:0	Default : 0x00	Access : R/W, WO
(2620	CALG_TRIG	7	Write an 1 to start gain CAL p	rocedure.
h)	CALO_TRIG	6 f	Write an 1 to start offset CAL procedure.	
	CALG_EN IVISTAL C	OLIII	1=enable gain auto CAL procedure.	
	CALO_EN for 深圳	市場	1=enable offset auto CAL procedure.	
	CALO_MODE[1:0] Internal	3:2 US6	Select offset CAL procedure, 0x(normal), 10(live only), 11(normal=>live).	
	CALO_INPUT[1:0]	1:0	Select offset CAL reference, 0 input.  [0]: Select for normal procedure.  [1]: Select for live procedure.	=CAL to internal vref, 1=CAL to ure.
10h	REG2621	7:0	Default : 0x04	Access : R/W
(2621 h)	CALO_BLK	7	Select offset CAL target DOUT 0: 0. 1: 16.	Γ code.
	CAL_STOP	6	1=stop CAL procedure.	
	CAL_MANCH[1:0]	5:4	Select manual CAL channel. b00: R. b01: G. b10: B.	
	CAL_DB_HS	3	0/1=select VSYNC/HSYNC to	update CAL display.
	CALG_DISP	2	1=enable gain CAL for display	<i>1</i> .
	CALG_DB_LD	1	1=force load gain CAL result	to display.
	CALG_DB_HOLD	0	1=hold current gain CAL resu	lt for display.
11h	REG2622	7:0	Default : 0x92	Access : R/W

ADC Register (Bank = 26)				
Index (Absol ute)	Mnemonic	Bit	Description	
	CALO_DISP	7	1=enable offset CAL for displa	ay.
	CALO_DB_LD	6	1=force load CAL result to display.	
	CALO_DB_HOLD	5	1=hold current CAL result for	display.
	CALD_DISP	4	1=enable digital offset CAL fo	r display.
	CALD_DB_TH[3:0]	3:0	Select threshold level to update	te CAL result.
11h	REG2623	7:0	Default : 0x40	Access : R/W
(2623	CALO_HOLDY	7	1=hold current ADC_Y offset (	CAL result.
h)	CAL_LOCK	6	1=wait pll lock to start CAL fo	r ADC mode.
	CAL_LIVET	5	1=enable fast tracking in CAL	live mode.
	CAL_LMT	4	1=enable limit CAL result rang	ge for CAL live mode.
	CAL_LMTV[3:0]	3:0	Select limited range for CAL re	esult update.
12h	REG2624 Vstar C	Orofi	Default: 0x60	Access : R/W
(2624	CAL_VS CAL_VS	<del></del> ,	1=CAL synchronize to VSYNC	
h)	CAL_BW IOI /木山	내용기	1=enable max ADC bandwidth during CAL.	
	CAL_COREV[3:0] ternal	5:36	Select error coring threshold f	or CAL fine mode.
	CAL_ERRCOEF[1:0]	1:0	Select CAL error coefficient; 00	0=1; 01=1/2; 10=1/4; 11=1/8.
12h	REG2625	7:0	Default : 0x00	Access : R/W
(2625	-	7	Reserved.	
h)	CALD_EN	6	1=enable digital offset calibra	tion function.
	CALD_DIT_CAL	5	1=enable digital dither for CA	L.
	CALD_DIT_DISP	4	1=enable digital dither for dis	play.
	DGAIN_SEL[1:0]	3:2	Select digital gain of ADC data. b00: 1.0. b01: 1.004. b10: 1.008. b11: 1.016.	
	CALD_MAX[1:0]	1:0	Select digital offset max range 11=4(8-bit LSB).	2; 00=1; 01=2; 10=3;
13h	REG2626	7:0	Default : 0x0A	Access : R/W
(2626	RESERVED_13H[1:0]	7:6	Reserved.	
h)	CAL_SWOV[1:0]	5:4	Override CAL switch control, 0 10=CALG_VL, 11=CALG_VH.	00=none, 01=CALO,
	CAL_A2D_STEP[3:0]	3:0	Define equivalent code of 1 ADC offset step (in 12-bit	

ADC R	egister (Bank = 26)			
Index (Absol ute)	Mnemonic	Bit	Description	
			resolution).	<b>,</b>
13h	REG2627	7:0	Default : 0x68	Access : R/W
(2627 h)	NORM_GAIN[7:0]	7:0	Select ADC normal gain of 0.7Vpp for CALG.	
14h	REG2628	7:0	Default : 0x00	Access : R/W
(2628 h)	CAL_EDGE0	7	0/1=select CAL start from HS' CAL to reference.	YNC leading/trailing edge for
	CAL_DLY0[6:0]	6:0	CAL pulse start delay (N+1).	
15h	REG262A	7:0	Default : 0x10	Access : R/W
(262A h)	CAL_SMPDLY0[7:0]	7:0	CAL sample data delay (N+1)	
15h	REG262B	7:0	Default : 0x10	Access : R/W
(262B h)	CAL_SMPDURO[7:0] tar C	onfi	CAL sample data duration (N-	-1).
16h	REG262C TOT 深圳	7:0	Default: 0x90 目 尺	Access : R/W
(262C h)	CAL_EDGE1 Internal	Use	0/1=select CAL start from HS' CAL live mode.	YNC leading/trailing edge for
	CAL_DLY1[6:0]	6:0	CAL pulse start delay (N+1).	
17h	REG262E	7:0	Default : 0x08	Access : R/W
(262E h)	CAL_SMPDLY1[7:0]	7:0	CAL sample data delay (N+1)	
17h	REG262F	7:0	Default : 0x08	Access: R/W
(262F h)	CAL_SMPDUR1[7:0]	7:0	CAL sample data duration (N-	-1).
18h	REG2630	7:0	Default : 0x00	Access : R/W
(2630 h)	CAL_SKIPLINE[7:0]	7:0	Skip lines for CAL pulse, [3:0] mode.	=normal mode, [7:4]=live
19h	-	7:0	Default : -	Access : -
(2632 h)	-	-	Reserved.	
19h	REG2633	7:0	Default : 0x00	Access : R/W, WO
(2633	RESERVED_19H[2:0]	7:5	Reserved.	
h)	-	4:0	Reserved.	
1Ah	REG2634	7:0	Default : 0x00	Access : R/W
(2634	RESERVED_1AH[3:0]	7:4	Reserved.	

Index (Absol ute)	Mnemonic	Bit	Description	
	CAL_STATUS_SEL[3:0]	3:0	Select CAL status report.	
1Bh	REG2636	7:0	Default : 0x00	Access : RO
(2636 h)	CAL_STATUS[7:0]	7:0	Internal CAL status.	
1Bh	REG2637	7:0	Default : 0x00	Access : RO
(2637 h)	CAL_STATUS[15:8]	7:0	See description of '2636h'.	
1Ch	REG2638	7:0	Default : 0x00	Access : RO
(2638 h)	ADC_CLPERR[7:0]	7:0	ADC clamp error status (form [11:8]=B.	at=S3), [3:0]=R, [7:4]=G,
1Ch	REG2639	7:0	Default : 0x00	Access : RO
(2639	-	7:4	Reserved.	
h)	ADC_CLPERR[11:8] tar	O3:0	See description of '2638h'.	<del>,</del>
1Dh	REG263A for \$27 +	<b>_7:0</b> <u>_</u>	Default : 0x00 /	Access : RO, WO
(263A h)		니카카	Reserved.	<u>Д</u> П
	CLROVF_RGB nternal	Use	Write an 1 to clear ADC_RGB	overflow flags.
	OVF_RGB[5:0]	5:0	ADC overflow flags, {OVFB, UUNFR}.	NFB, OVFG, UNFG, OVFR,
1Eh	REG263C	7:0	Default : 0x00	Access : R/W
(263C	DITV_R[1:0]	7:6	ADC_R dither dc level.	
h)	DIT_CAL[2:0]	5:3	Select ADC dither mode for Cob000: Off. b001: 1-bit noise. b010: 2-bit noise.	AL.
			b011: 3-bit noise.	
			b100: Seq2 1-bit toggle noise	
			b101: Seq2 2-bit toggle noise	
			b110: Seq4 2-bit toggle noise b110: Seq4 3-bit toggle noise	
	DIT_DISP[2:0]	2:0	Select ADC dither mode for di	
1Eh	REG263D	7:0	Default : 0x49	Access : R/W
(263D	-	7	Reserved.	<u>'</u>
h)	DITV_B[2:0]	6:4	ADC_B dither dc level.	
	DITV_G[2:0]	3:1	ADC_G dither dc level.	
	DITV_G[2.0]	J.1	ADC_G didici de level.	

ADC R	ADC Register (Bank = 26)					
Index (Absol ute)	Mnemonic	Bit	Description			
1Fh	REG263E	7:0	Default : 0x00	Access : R/W		
(263E	-	7:3	Reserved.			
h)	CAL_H_SEL1	2	1=select CAL reference from H	HSOUT.		
	CAL_H_SEL0	1	1=select CAL reference from h	HSOUT.		
	CLAMP_H_SEL	0	1=select clamp reference from	n HSOUT.		

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### DVI Register (Bank = 26)

DVI Regi	ster (Bank = 26)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	-	7:0	Default : -	Access : -
(2680h)	-	-	Reserved.	
41h	REG2682	7:0	Default : 0x00	Access : RO
(2682h)	PHR_STATUS[7:0]	7:0	DVI R-channel phase status ir	ndicator in 2's complement.
41h	REG2683	7:0	Default : 0x00	Access : RO
(2683h)	PHR_STATUS[15:8]	7:0	See description of '2682h'.	
42h	REG2684	7:0	Default : 0x00	Access : RO
(2684h)	PHG_STATUS[7:0]	7:0	DVI G-channel phase status ir	ndicator in 2's complement.
42h	REG2685	7:0	Default : 0x00	Access : RO
(2685h)	PHG_STATUS[15:8]	7:0	See description of '2684h'.	
43h	REG2686	7:0	Default : 0x00	Access : RO
(2686h)	PHB_STATUS[7:0]	OF:0TI	DVI B-channel phase status ir	ndicator in 2's complement.
43h	REG26870 字 大川	7:0	Default: 0x00 右限/	Access : RO
(2687h)	PHB_STATUS[15:8]	7:0	See description of '2686h'.	<u>≺</u> ⊢j
44h	REG2688NTErna	7:66	Default: 0x00	Access : R/W
(2688h)	DVI_OVPHR[7:0]	7:0	Override R channel PLL phase	).
44h	REG2689	7:0	Default : 0x00	Access : R/W
(2689h)	-	7:4	Reserved.	
	DVI_PHR	3	Freeze and override DVI red c OVPHR.	hannel PLL phase selection with
	DVI_OVPHR[10:8]	2:0	See description of '2688h'.	
45h	REG268A	7:0	Default : 0x00	Access : R/W
(268Ah)	DVI_OVPHG[7:0]	7:0	Override G channel PLL phase	2.
45h	REG268B	7:0	Default : 0x00	Access : R/W
(268Bh)	-	7:4	Reserved.	
	DVI_PHG	3	Freeze and override DVI green with OVPHG.	n channel PLL phase selection
	DVI_OVPHG[10:8]	2:0	See description of '268Ah'.	
46h	REG268C	7:0	Default : 0x00	Access : R/W
(268Ch)	DVI_OVPHB[7:0]	7:0	Override B channel PLL phase	
46h	REG268D	7:0	Default : 0x00	Access : R/W
(268Dh)	-	7:4	Reserved.	•

DVI Regis	ster (Bank = 26)			
Index (Absolute)	Mnemonic	Bit	Description	
	DVI_PHB	3	Freeze and override DVI blue with OVPHB.	channel PLL phase selection
	DVI_OVPHB[10:8]	2:0	See description of '268Ch'.	
47h	REG268E	7:0	Default : 0x00	Access : RO
(268Eh)	DVI_ERSTR[7:0]	7:0	DVI R-channel bit error status	indicator.
48h	REG2690	7:0	Default : 0x00	Access : RO
(2690h)	DVI_ERSTG[7:0]	7:0	DVI G-channel bit error status	indicator.
49h	REG2692	7:0	Default : 0x00	Access : RO
(2692h)	DVI_ERSTB[7:0]	7:0	DVI B-channel bit error status	indicator.
4Ah	REG2694	7:0	Default : 0x00	Access : R/W
(2694h)	DVI_PHASE_THD[7:0]	7:0	DVI phase select threshold.	
4Bh	REG2696	7:0	Default : 0x00	Access : R/W
(2696h)	<ul> <li>Mstar C</li> </ul>	07:6fi	Reserved.	
	DVI_ERRCHSEL[1:0]	5:4	Channel select for DVI error st	atus indicator.
<u></u>	DVI_ERRD /木小川	川る肝	DVI bit error status indicator e	nable.
	DVI_RDSTnternal	1256	DVI phase status enable.	
	DVI_PH_CH_SEL[1:0]	1:0	Channel select for DVI phase status.	
4Bh	REG2697	7:0	Default: 0x02	Access : R/W
(2697h)	DVI_ERTH[7:0]	7:0	DVI bit error tolerance thresho	old.
4Ch	REG2698	7:0	Default: 0x10	Access : R/W
(2698h)	DVI_PM_SWAP	7	DVI D-plus D-minus swap.	
	-	6:0	Reserved.	
4Ch ~ 4Dh	-	7:0	Default : -	Access : -
(2699h ~ 269Bh)	-	1	Reserved.	
4Eh	REG269C	7:0	Default : 0x00	Access : R/W
(269Ch)	-	7:6	Reserved.	
	DVI_RBSWAP	5	DVI R/B channel swap.	
	-	4:0	Reserved.	
52h ~ 55h	-	7:0	Default : -	Access : -
(26A4h ~ 26ABh)	-	-	Reserved.	
56h	REG26AC	7:0	Default: 0x00	Access : RO

<b>DVI Regis</b>	ster (Bank = 26)			
Index (Absolute)	Mnemonic	Bit	Description	
	DVI_RPT_STATUS[7:0]	7:0	Dvi_hdmi_hdcp status report.	
56h	REG26AD	7:0	Default : 0x00	Access : RO
(26ADh)	DVI_RPT_STATUS[15:8]	7:0	See description of '26ACh'.	
57h	REG26AE	7:0	Default : 0x00	Access : RO
(26AEh)	DVI_RPT_STATUS1[7:0]	7:0	Dvi_hdmi_hdcp status report1	
57h	REG26AF	7:0	Default : 0x00	Access : RO
(26AFh)	DVI_RPT_STATUS1[15:8]	7:0	See description of '26AEh'.	
58h	REG26B0	7:0	Default : 0x00	Access : RO
(26B0h)	DVI_RPT_STATUS2[7:0]	7:0	Dvi_hdmi_hdcp status report2	
58h	REG26B1	7:0	Default : 0x00	Access : RO
(26B1h)	DVI_RPT_STATUS2[15:8]	7:0	See description of '26B0h'.	
59h ~ 77h	-	7:0	Default : -	Access : -
(26B2h ~	- Mstar C	onti	Reserved. a	
26EEh)	و کی اسلال	<u> </u>		

## 

HDCP Reg	jister (Bank@26)	Use	Only	
Index (Absolute)	Mnemonic	Bits	Description	
78h	REG26F1	7:0	Default: 0x00	Access : R/W
(26F0h)	HDCP_SETUP[7]	7	hdcp_en: 1: Enable HDCP. 0: Disable HDCP.	
	HDCP_SETUP[6]	6	Reserved.	
	HDCP_SETUP[5]	5	Reserved.	
	HDCP_SETUP[4]	4	Reserved.	
	HDCP_SETUP[3]	3	Reserved.	
	HDCP_SETUP[2]	2	Reserved.	
	HDCP_SETUP[1:0]	1:0	Reserved.	
79h	REG26F3	7:0	Default:	Access : RO
(26F2h)	HDCP_STATUS[7]	7	Reserved.	
	HDCP_STATUS[6]	6	1	n Disable is asserted. n Disable is not asserted.

HDCP Reg	jister (Bank = 26)	IDCP Register (Bank = 26)				
Index (Absolute)	Mnemonic	Bits	Description			
	HDCP_STATUS[5]	5	status_aksv_rcv: 1: Indicate Transmitter's Aksv is received. 0: Indicate Transmitter's Aksv is not received.			
	HDCP_STATUS[4]	4	status_hdcp_encen: 1: Indicate Encryption Enable is asserted. 0: Indicate Encryption Enable is not asserted.			
	HDCP_STATUS[3]	3	AVMUTE: 1: Indicate AVMUTE is asserted. 0: Indicate AVMUTE is not asserted.			
	HDCP_STATUS[2]	2	hdcp_version: 1: HDCP 1.1. 0: HDCP 1.0.			
	HDCP_STATUS[1]	1	Reserved.			
	HDCP_STATUS[0]ar Con	fide	HDMI_MODE_RPT: 1: HDMI.			
	for 深圳市!	見利	o over 小有限公司			
79h ∼7Bh		7:0	Default: - Access : -			
(26F3h ~ 26F7h)	- Internal Us	se (	Reserved.			

### HDCP Register (Bank = 26)

HDCP Reg	jister (Bank = 26)			
Index (Absolute)	Mnemonic	Bits	Description	
78h	REG26F1	7:0	Default: 0x00	Access : R/W
(26F0h)	HDCP_SETUP[7]	7	hdcp_en: 1: Enable HDCP. 0: Disable HDCP.	
	HDCP_SETUP[6]	6	Reserved.	
	HDCP_SETUP[5]	5	Reserved.	
	HDCP_SETUP[4]	4	Reserved.	
	HDCP_SETUP[3]	3	Reserved.	
	HDCP_SETUP[2]	2	Reserved.	
	HDCP_SETUP[1:0]	1:0	Reserved.	
79h	REG26F3 IStar Con	7:0	Default:	Access : RO
(26F2h)	HDCP_STATUS[7] 宋 計 市	鼎	Reserved. / 有限り	)
	HDCP_STATUS[6] Internal Us	se (	status_hdcp_encdis: 1: Indicate Encryption Disa 0: Indicate Encryption Disa	
	HDCP_STATUS[5]	5	status_aksv_rcv: 1: Indicate Transmitter's Al 0: Indicate Transmitter's Al	
	HDCP_STATUS[4]	4	status_hdcp_encen: 1: Indicate Encryption Enal 0: Indicate Encryption Enal	
	HDCP_STATUS[3]	3	AVMUTE: 1: Indicate AVMUTE is asse 0: Indicate AVMUTE is not	
	HDCP_STATUS[2]	2	hdcp_version: 1: HDCP 1.1. 0: HDCP 1.0.	
	HDCP_STATUS[1]	1	Reserved.	
	HDCP_STATUS[0]	0	HDMI_MODE_RPT: 1: HDMI. 0: DVI.	
79h ~7Bh	-	7:0	Default: -	Access : -
(26F3h ~	_		Reserved.	7.33000 1

<b>HDCP Reg</b>	HDCP Register (Bank = 26)			
Index (Absolute)	Mnemonic	Bits	Description	

Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### HDMI\_CTRL Register (Bank = 27)

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG2702	7:0	Default : 0x00	Access : R/W
(2702h)	VS_PKT	7	Vendor Specific Packet or use NOTE: All bits in HDMIST1 reg back 1, one or more than one by the HDMI receiver engine and current read.  No packet was received since 0.	gister represent, when reading e packets have been received between the previous read
	ACR_PKT	6	Audio Clock Regeneration Pac	ket received.
	ASAMPLE_PKT	5	Audio Sample Packet received.	
	GCP_PKT	4	General Control Packet received.	
	AVI_PKT	3	AVI InfoFrame Packet received.	
	SPD_PKTIVISTAL CO		SPD InfoFrame Packet receive	ed.
	AUI_PKTfor 深圳市	1県	Audio InfoRame Packet receiv	ed.
	MPEG_PKT	0		
01h	REG2703 TEMAIL	<b>15:0</b>	Default : 0x00	Access : R/W
(2703h)	-	7:6	Reserved.	
	GM_PKT	5	Gamut Metadata packet received.  NOTE: Bits [13:0] in register represent, when reading back 1, one or more than one packets have been received by the HDMI receiver engine between the previous read and current read.  No packet was received since last read if a bit is read back 0.	
	DSD_PKT	4	DSD packet received.	
	ACP_PKT	3	ACP Packet received.	
	ISRC1_PKT	2	ISRC1 Packet received.	
	ISRC2_PKT	1	ISRC2 Packet received.	
	NULL_PKT	0	Null Packet received.	1
02h	REG2704	7:0	Default : 0x00	Access : R/W
(2704h)	VCLK_BIG_CHG	7	HDMI video clock frequency b	ig change.
	CTSN_OV_RANGE	6	Received CTS N over range.	
	PIX_DE_CNT_DIFF	5	The number of DE pixel chango: No event.	ged

Index	Mnemonic	Bit	Description		
(Absolute)					
		_	1: Changed.		
	-	4	Reserved.		
	AFIFO34_FULL	3	Audio FIFO 3/4 has been Full (write 1 to clear).		
	AFIFO34_EMPTY	2	Audio FIFO 3/4 has been Empty. (write 1 to clear).		
	AFIFO12_FULL	1	Audio FIFO 1/2 has been Full. (Write to clear).		
	AFIFO12_EMPTY	0	Audio FIFO 1/2 has been Empty. (Write 1 to clear).		
02h	REG2705	7:0	Default : 0x00	Access : RO, R/W	
(2705h)	-	7:5	Reserved.		
	VCLK_STABLE VISTAR CO	onfic	HDMI video clock is stable or 0: Not stable.	not.	
	for 深圳i	3:0	1: Stable. 山有限化		
04h	REG2708nterna	3:0	Default : 0x00	Access : R/W	
(2708h)	-	7:6	Reserved.		
	AS_PBIT_ERR	5	Audio sample Parity bit error (write 1 to clear).	detected.	
	ASAMPLE_ERR	4	Audio Sample packet receive Error occurred; sample repeated.		
	UNSUPPKT	3	Unsupported Packet received (Write 1 t oclear).		
	CHECKSUM_ERR	2	Checksum Error occurred; pa (Write 1 to clear).	cket discarded.	
	BCHPRTY_ERR	1	BCH parity Error occurred; pa (Write 1 to clear).	acket discarded.	
	BCHERR_CORRECTED	0	Single bit BCH parity Error oc (Write 1 to clear).	curred and Corrected.	
04h	-	7:0	Default : -	Access : -	
(2709h)	-	-	Reserved.		
05h	REG270A	7:0	Default : 0x00	Access : R/W	
(270Ah)					

HDMI_CT	RL Register (Bank = 27	<b>7</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
			1: Enable.	
	RESET_CTS_FIFO	6	Reset CTS FIFO. 0: Enable. 1: Disable.	
	AFIFO_TH[1:0]	5:4	Audio FIFO start operation threshold. 00: Immediately. 01: After 1/4 fullness. 10: After 1/2 fullness. 11: After 3/4 fullness.	
	-	3:2	Reserved.	
	EN_USPPKT	1	Enable User specified Packet based on header type defined at PKTTYPE register.  0: Disable.  1: Enable.	
	- Wistar Co	UPIC	Reserved.	
05h ~ 06h	- for 深圳市	7:0	Default: - / Access : -	
(270Bh ~ 270Ch)	Internal U	Jse	Reserved.	
06h	REG270D	7:0	Default : 0xE0 Access : R/W	
(270Dh)	VIDEO_BLANK_SEL	7	Output black level in video blanking for YCbCr format.  0: Output Y=0, Cb=0, and Cr=0.  1: Output black level.	
	GCP_OUT_SEL	6	Output current deep color information or new received GCP packet to GCONTROL register.  0: New received GCP packet.  1: Deep color information.	
	ASFLAT_CHK	5	Audio sample flat bit check. 0: Disable. 1: Enable.	
	AFIFO_RST	4	Reset Audio FIFO/ (clear FIFO contents); all channels. 0: Normal. 1: Reset audio FIFO.	
	EN_AVMUTE	3	Enable video mute. 0: Disable. 1: Enable when AVMUTE signal is received.	
	VMUTEBLANK	2	Blanking when AV mute is active. 0: Disbale.	

HDMI_CT	RL Register (Bank = 27	<b>7</b> )			
Index (Absolute)	Mnemonic	Bit	Description		
			1: Enable.		
	HDMI_AUTO_EN	1	Enable HDMI/DVI mode detection: HDMI/DVI mode is set by F1: HDMI/DVI mode is detected	-/W.	
	EN_AVMUTEDET	0	•		
07h	REG270E	7:0	Default : 0x00	Access : R/W, WO	
(270Eh)	MANUAL_AP_SEL	7	Manual adjust phase select.  0: Adjust phase by default ph  1: Write reg_manual_adjust_p		
	MANUAL MADJUST PHASE o	nfic 5鼎	Write 1 to this bit to adjust pixel packing phase. It_s valid only if reg_manual_color_depth`0 and reg_manual_ap_sel=1.		
	Internal L	Jse	Disable auto exit deep color neceive a GCP with non-zero (consecutive video fields.  0: Ensable.  1: Disable.		
	MANUAL_COLOR_DEPTH[1:0 ]	4:3			
	EN_DF_ADJUST	2	Adjust phase by default phase 0: Disable. 1: Enable.	e in deep color mode.	
	AUTO_RST_DC_FIFO	1	Auto reset deep color FIFO if 0: Disable. 1: Enable.	overflow or unferflow occurs.	
	EN_DEEP_COLOR	0	Enable deep color mode. 0: Disable. 1: Enable.		
07h	REG270F	7:0	Default : 0x00	Access : R/W, WO	
(270Fh)	-	7	Reserved.		

HDMI_CT	RL Register (Bank = 2)	7)		
Index (Absolute)	Mnemonic	Bit	Description	
	EN_CTSN_FILTER	6	Enable CTS N filter. 0: Disable. 1: Enable.	
	-	5:2	Reserved.	
	CD_ZERO_UPDATE	1	is not zero.	ation only if received CD value ation when any GCP packet is
	WP_AUTO_ADJUST	0	Wrong phase auto adjustment in deep color mode. 0: Normal. 1: Auto adjust phase.	
08h ~ 09h	-	7:0	Default : -	Access : -
(2710h ~	-	-	Reserved.	
2712h) 09h	Mstar Co	nfic	Default : 0x00	Access : R/W
(2713h)	N_LMT_ <b>1</b> [3:0] 深圳市	7.4	Limited N value [19:16]	) 司
	CTS_LMT_1[3:0]	3:0	Limited CTS value [19:16].	7
0Ah	REG2714Nternal (	<b>15:6</b>	Default : 0x00	Access : R/W
(2714h)	CTS_LMT_0[7:0]	7:0	Limited CTS value [15:0].	
0Ah	REG2715	7:0	Default : 0x00	Access : R/W
(2715h)	CTS_LMT_0[15:8]	7:0	See description of '2714h'.	
0Bh	REG2716	7:0	Default : 0x00	Access : R/W
(2716h)	N_LMT_0[7:0]	7:0	Limited N value [15:0].	
0Bh	REG2717	7:0	Default : 0x00	Access : R/W
(2717h)	N_LMT_0[15:8]	7:0	See description of '2716h'.	
0Ch	REG2718	7:0	Default : 0x0A	Access : R/W
(2718h)	VLD_CTS_RANGE[7:0]	7:0	Program these bits to define valid CTS range. CTS_LMT- VLD_CTS_RANGE< Valid CTS < CTS_LMT+ VLD_CTS_RANGE.	
0Ch	REG2719	7:0	Default : 0x0A	Access : R/W
(2719h)	VLD_N_RANGE[7:0]	7:0	Program these bits to define valid N range.  N_LMT- VLD_N_RANGE< Valid N < N_LMT+  VLD_N_RANGE.	
0Dh	REG271A	7:0	Default : 0x00	Access : R/W
(271Ah)	CMPVAL50[7:0]	7:0	50M Count Value.	·

HDMI_CT	RL Register (Bank = 2)	7)		
Index (Absolute)	Mnemonic	Bit	Description	
0Dh	REG271B	7:0	Default : 0x00	Access : R/W
(271Bh)	CMPVAL50[15:8]	7:0	See description of '271Ah'.	
0Eh	REG271C	7:0	Default : 0x00	Access : R/W
(271Ch)	CMPVAL100[7:0]	7:0	100M Count Value.	
0Eh	REG271D	7:0	Default : 0x00	Access : R/W
(271Dh)	CMPVAL100[15:8]	7:0	See description of '271Ch'.	
0Fh	REG271E	7:0	Default : 0x00	Access : R/W
(271Eh)	CMPVAL200[7:0]	7:0	200M Count Value.	
0Fh	REG271F	7:0	Default : 0x00	Access : R/W
(271Fh)	CMPVAL200[15:8]	7:0	See description of '271Eh'.	
10h	REG2720	7:0	Default : 0x00	Access : R/W
(2720h)	PKT_TYPE[7:0]	7:0	Used for vendor specific packet capture.	
11h	REG2722/ISTAT CO	17:00	Default :0x00	Access : RO
(2722h)	CNT_VAL[7:0] \\ \frac{1}{27} +    \  \	7:0	Count value TMDS clock. //	司
11h	REG2723	7:0	Default : 0x00	Access : RO
(2723h)	<ul> <li>Internal L</li> </ul>	Jse	Reserved.	
	FIN[1:0]	6:5	, <u> </u>	
	CNT_VAL[12:8]	4:0	See description of '2722h'.	
12h	REG2724	7:0	Default : 0x00	Access : R/W
(2724h)	CTS_0[7:0]	7:0	CTS[15:0] value received from packet. Wrtie this register to update 0	•
12h	REG2725	7:0	Default : 0x00	Access : R/W
(2725h)	CTS_0[15:8]	7:0	See description of '2724h'.	•
13h	REG2726	7:0	Default : 0x00	Access : RO
(2726h)	N_0[7:0]	7:0	N[15:0] value received from A	Audio Clock regeneration
13h	REG2727	7:0	Default : 0x00	Access : RO
(2727h)	N_0[15:8]	7:0		
14h	REG2728	7:0	Default : 0x00	Access : RO

HDMI_CT	RL Register (Bank = 2	7)			
Index (Absolute)	Mnemonic	Bit	Description		
	N_1[7:4]	7:4	N[15:0] value received from Audio Clock regeneration packet.		
	CTS_1[3:0]	3:0	CTS[19:16] value received from Audio Clock regeneration packet.		
15h	REG272A	7:0	Default : 0x00	Access : RO	
(272Ah)	Mstar Co for 深圳r Internal U	開	100 = Phase 4 (10P4) 101~111 = Reserved.		
15h	REG272B	7:0	Default : 0x00	Access : RO	
(272Bh)	GCONTROL[15:8]	7:0	See description of '272Ah'.	T	
16h	REG272C	7:0	Default : 0x00	Access : RO	
(272Ch)	ACP_HDR1[7:0]	7:0	Content protection type field from Audio Content Protection (ACP) packet.  0x00 = Generic Audio.  0x01 = IEC 60958-Identified Audio.  0x02 = DVD-Audio.  0x03 = Reserved for Super Audio CD (SACD).  0x04&0xFF = Reserved.		
17h	REG272E	7:0	Default : 0x00	Access : RO	
(272Eh)	ACP_PB0[7:0]	7:0	ACP packet payload byte 0.		
17h	REG272F	7:0	Default : 0x00	Access : RO	
(272Fh)	ACP_PB1[7:0]	7:0	ACP packet payload byte 1.		
18h	REG2730	7:0	Default : 0x00	Access : RO	
(2730h)	ACP_PB2[7:0]	7:0	ACP packet payload byte 2.		
18h	REG2731	7:0	Default : 0x00	Access : RO	

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
	ACP_PB3[7:0]	7:0	ACP packet payload byte 3.	
19h	REG2732	7:0	Default : 0x00	Access : RO
(2732h)	ACP_PB4[7:0]	7:0	ACP packet payload byte 4.	
19h	REG2733	7:0	Default : 0x00	Access : RO
(2733h)	ACP_PB5[7:0]	7:0	ACP packet payload byte 5.	
1Ah	REG2734	7:0	Default : 0x00	Access : RO
(2734h)	ACP_PB6[7:0]	7:0	ACP packet payload byte 6.	
1Ah	REG2735	7:0	Default : 0x00	Access : RO
(2735h)	ACP_PB7[7:0]	7:0	ACP packet payload byte 7.	
1Bh	REG2736	7:0	Default : 0x00	Access : RO
(2736h)	ACP_PB8[7:0]	7:0	ACP packet payload byte 8.	
1Bh	REG2737	7:0	Default : 0x00	Access : RO
(2737h)	ACP_PB9[7:0]Star CO	<b>17:0C</b>	ACP packet payload byte 9.	
1Ch	REG27380 字 字 十川 六	7:0	Default: 0x00	Access : RO
(2738h)	ACP_PB10[7:0]	7:0	ACP packet payload byte 10.	<b>∠</b> ⊢J
1Ch	REG2739 Ternal	<b>7:0</b>	Default: 0x00	Access : RO
(2739h)	ACP_PB11[7:0]	7:0	ACP packet payload byte 11.	
1Dh	REG273A	7:0	Default : 0x00	Access : RO
(273Ah)	ACP_PB12[7:0]	7:0	ACP packet payload byte 12.	
1Dh	REG273B	7:0	Default : 0x00	Access : RO
(273Bh)	ACP_PB13[7:0]	7:0	ACP packet payload byte 13.	
1Eh	REG273C	7:0	Default : 0x00	Access : RO
(273Ch)	ACP_PB14[7:0]	7:0	ACP packet payload byte 14.	
1Eh	REG273D	7:0	Default : 0x00	Access : RO
(273Dh)	ACP_PB15[7:0]	7:0	ACP packet payload byte 15.	
1Fh	REG273E	7:0	Default : 0x00	Access : R/W
(273Eh)	ISRC1_HDR1[7:0]	7:0	ISRC1 packet header byte 1.	
			Write this register to update (	GM packet.
1Fh	REG273F	7:0	Default : 0x00	Access : RO
(273Fh)	GBD_HDR2[7:0]	7:0	GM packet header byte 2.	
20h	REG2740	7:0	Default : 0x00	Access : RO
(2740h)	ISRC_PB0[7:0]	7:0	ISRC packet payload byte 0.	
20h	REG2741	7:0	Default : 0x00	Access : RO

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
	ISRC_PB1[7:0]	7:0	ISRC packet payload byte 1.	
21h	REG2742	7:0	Default : 0x00	Access : RO
(2742h)	ISRC_PB2[7:0]	7:0	ISRC packet payload byte 2.	
21h	REG2743	7:0	Default : 0x00	Access : RO
(2743h)	ISRC_PB3[7:0]	7:0	ISRC packet payload byte 3.	
22h	REG2744	7:0	Default : 0x00	Access : RO
(2744h)	ISRC_PB4[7:0]	7:0	ISRC packet payload byte 4.	
22h	REG2745	7:0	Default : 0x00	Access : RO
(2745h)	ISRC_PB5[7:0]	7:0	ISRC packet payload byte 5.	
23h	REG2746	7:0	Default : 0x00	Access : RO
(2746h)	ISRC_PB6[7:0]	7:0	ISRC packet payload byte 6.	
23h	REG2747	7:0	Default : 0x00	Access : RO
(2747h)	ISRC_PB7[7:0] tar CO	<b>N</b> tlC	ISRC packet payload byte 7.	
(27401)	REG2748	7:0	Default : 0x00	Access : RO
	ISRC_PB8[7:0]	7:0	ISRC packet payload byte 8.	( H)
24h	REG2749Nternal L	<b>7:0</b>	Default: 0x00	Access : RO
(2749h)	ISRC_PB9[7:0]	7:0	ISRC packet payload byte 9.	
25h	REG274A	7:0	Default : 0x00	Access : RO
(274Ah)	ISRC_PB10[7:0]	7:0	ISRC packet payload byte 10.	
25h	REG274B	7:0	Default : 0x00	Access : RO
(274Bh)	ISRC_PB11[7:0]	7:0	ISRC packet payload byte 11.	
26h	REG274C	7:0	Default : 0x00	Access : RO
(274Ch)	ISRC_PB12[7:0]	7:0	ISRC packet payload byte 12.	
26h	REG274D	7:0	Default : 0x00	Access : RO
(274Dh)	ISRC_PB13[7:0]	7:0	ISRC packet payload byte 13.	
27h	REG274E	7:0	Default : 0x00	Access : RO
(274Eh)	ISRC_PB14[7:0]	7:0	ISRC packet payload byte 14.	
27h	REG274F	7:0	Default : 0x00	Access : RO
(274Fh)	ISRC_PB15[7:0]	7:0	ISRC packet payload byte 15.	,
28h	REG2750	7:0	Default : 0x00	Access : RO
(2750h)	ISRC_PB16[7:0]	7:0	ISRC packet payload byte 16.	
28h	REG2751	7:0	Default : 0x00	Access : RO
(2751h)	ISRC_PB17[7:0]	7:0	ISRC packet payload byte 17.	

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
29h	REG2752	7:0	Default : 0x00	Access : RO
(2752h)	ISRC_PB18[7:0]	7:0	ISRC packet payload byte 18.	
29h	REG2753	7:0	Default : 0x00	Access : RO
(2753h)	ISRC_PB19[7:0]	7:0	ISRC packet payload byte 19.	
2Ah	REG2754	7:0	Default : 0x00	Access : RO
(2754h)	ISRC_PB20[7:0]	7:0	ISRC packet payload byte 20.	
2Ah	REG2755	7:0	Default : 0x00	Access : RO
(2755h)	ISRC_PB21[7:0]	7:0	ISRC packet payload byte 21.	
2Bh	REG2756	7:0	Default : 0x00	Access : RO
(2756h)	ISRC_PB22[7:0]	7:0	ISRC packet payload byte 22.	
2Bh	REG2757	7:0	Default : 0x00	Access : RO
(2757h)	ISRC_PB23[7:0]	7:0	ISRC packet payload byte 23.	
2Ch	REG2758/ISTAT CO	<b>17:6</b> C	Default : 0x00	Access : RO
(2758h)	ISRC_PB24[7:0] - +     -	7:0	ISRC packet payload byte 24.	\ <u></u>
l-	REG2759	7:0	Default : 0x00	Access : RO
(2759h)	ISRC_PB25[7:0] MAIN	30	ISRC packet payload byte 25.	
2Dh	REG275A	7:0	Default : 0x00	Access : RO
(275Ah)	ISRC_PB26[7:0]	7:0	ISRC packet payload byte 26.	
2Dh	REG275B	7:0	Default : 0x00	Access : RO
(275Bh)	ISRC_PB27[7:0]	7:0	ISRC packet payload byte 27.	
2Eh	REG275C	7:0	Default : 0x00	Access : RO
(275Ch)	ISRC_PB28[7:0]	7:0	ISRC packet payload byte 28.	
2Eh	REG275D	7:0	Default : 0x00	Access : RO
(275Dh)	ISRC_PB29[7:0]	7:0	ISRC packet payload byte 29.	
2Fh	REG275E	7:0	Default : 0x00	Access : RO
(275Eh)	ISRC_PB30[7:0]	7:0	ISRC packet payload byte 30.	
2Fh	REG275F	7:0	Default : 0x00	Access : RO
(275Fh)	ISRC_PB31[7:0]	7:0	ISRC packet payload byte 31.	
30h	REG2760	7:0	Default : 0x00	Access : RO
(2760h)	VS_HDR0[7:0]	7:0	Vender Specific Packet header	byte 0.
30h	REG2761	7:0	Default : 0x00	Access : RO
(2761h)	VS_HDR1[7:0]	7:0	Vender Specific Packet header	byte 1.
31h	REG2762	7:0	Default : 0x00	Access : RO

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
	VS_HDR2[7:0]	7:0	Vender Specific Packet header	r byte 2.
32h	REG2764	7:0	Default : 0x00	Access : RO
(2764h)	VS_IF1[7:0]	7:0	Vendor Specific Packet payloa	d byte 1.
32h	REG2765	7:0	Default : 0x00	Access : RO
(2765h)	VS_IF2[7:0]	7:0	Vendor Specific Packet payloa	d byte 2.
33h	REG2766	7:0	Default : 0x00	Access : RO
(2766h)	VS_IF3[7:0]	7:0	Vendor Specific Packet payloa	d byte 3.
33h	REG2767	7:0	Default : 0x00	Access : RO
(2767h)	VS_IF4[7:0]	7:0	Vendor Specific Packet payloa	d byte 4.
34h	REG2768	7:0	Default : 0x00	Access : RO
(2768h)	VS_IF5[7:0]	7:0	Vendor Specific Packet payloa	d byte 5.
34h	REG2769	7:0	Default : 0x00	Access : RO
(2769h)	VS_IF6[7:0] Star CO	17:0C	Vendor Specific Packet payloa	d byte 6.
35h	REG276Aor 之本 十川 古	7:0	Default: 0x00台 (日 //)	Access : RO
(276Ah)	VS_IF7[7:0]	7:0	Vendor Specific Packet payloa	d byte 7.
35h	REG276B TEMPAL	<b>7:0</b>	Default: 0x00	Access : RO
(276Bh)	VS_IF8[7:0]	7:0	Vendor Specific Packet payloa	d byte 8.
36h	REG276C	7:0	Default : 0x00	Access : RO
(276Ch)	VS_IF9[7:0]	7:0	Vendor Specific Packet payloa	d byte 9.
36h	REG276D	7:0	Default : 0x00	Access : RO
(276Dh)	VS_IF10[7:0]	7:0	Vendor Specific Packet payloa	d byte 10.
37h	REG276E	7:0	Default : 0x00	Access : RO
(276Eh)	VS_IF11[7:0]	7:0	Vendor Specific Packet payloa	d byte 11.
37h	REG276F	7:0	Default : 0x00	Access : RO
(276Fh)	VS_IF12[7:0]	7:0	Vendor Specific Packet payloa	d byte 12.
38h	REG2770	7:0	Default : 0x00	Access : RO
(2770h)	VS_IF13[7:0]	7:0	Vendor Specific Packet payloa	d byte 13.
38h	REG2771	7:0	Default : 0x00	Access : RO
(2771h)	VS_IF14[7:0]	7:0	Vendor Specific Packet payloa	d byte 14.
39h	REG2772	7:0	Default : 0x00	Access : RO
(2772h)	VS_IF15[7:0]	7:0	Vendor Specific Packet payloa	d byte 15.
39h	REG2773	7:0	Default : 0x00	Access : RO
(2773h)	VS_IF16[7:0]	7:0	Vendor Specific Packet payloa	d byte 16.

HDMI_CT	RL Register (Bank = 27	<b>7</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
3Ah	REG2774	7:0	Default : 0x00	Access : RO
(2774h)	VS_IF17[7:0]	7:0	Vendor Specific Packet payloa	nd byte 17.
3Ah	REG2775	7:0	Default : 0x00	Access : RO
(2775h)	VS_IF18[7:0]	7:0	Vendor Specific Packet payloa	nd byte 18.
3Bh	REG2776	7:0	Default : 0x00	Access : RO
(2776h)	VS_IF19[7:0]	7:0	Vendor Specific Packet payloa	nd byte 19.
3Bh	REG2777	7:0	Default : 0x00	Access : RO
(2777h)	VS_IF20[7:0]	7:0	Vendor Specific Packet payloa	nd byte 20.
3Ch	REG2778	7:0	Default : 0x00	Access : RO
(2778h)	VS_IF21[7:0]	7:0	Vendor Specific Packet payloa	nd byte 21.
3Ch	REG2779	7:0	Default : 0x00	Access : RO
(2779h)	VS_IF22[7:0]	7:0	Vendor Specific Packet payload byte 22.	
3Dh	REG277A/ISTAT CO	17:0C	Default :0x00	Access : RO
(277Ah)	VS_IF23[7;0] - 、	7:0	Vendor Specific Packet payloa	d byte 23.
3Dh	REG277B	7:0	Default : 0x00	Access : RO
(277Bh)	vs_if24[7:0]ternal L	<b>3:0</b>	Vendor Specific Packet payloa	nd byte 24.
3Eh	REG277C	7:0	Default : 0x00	Access : RO
(277Ch)	VS_IF25[7:0]	7:0	Vendor Specific Packet payloa	d byte 25.
3Eh	REG277D	7:0	Default : 0x00	Access : RO
(277Dh)	VS_IF26[7:0]	7:0	Vendor Specific Packet payloa	nd byte 26.
3Fh	REG277E	7:0	Default : 0x00	Access : RO
(277Eh)	VS_IF27[7:0]	7:0	Vendor Specific Packet payloa	nd byte 27.
3Fh	REG277F	7:0	Default : 0x00	Access : RO
(277Fh)	VS_IF28[7:0]	7:0	Vendor Specific Packet payloa	nd byte 28.
40h	REG2780	7:0	Default : 0x00	Access : RO
(2780h)	AVI_IF1[7:0]	7:0	AVI InfoFrame byte 1. [1:0]: Scan info. [3:2]: Ban info. [4]: Active format info presen [6:5]: RGB or YCbCr. [7]: Version.	t.
40h	REG2781	7:0	Default : 0x00	Access : RO
(2781h)	AVI_IF2[7:0]	7:0	AVI InfoFrame byte 2. [3:0]: Active format aspect ra	tio.

HDMI_CT	RL Register (Bank = 2	<b>!7</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
			[5:4]: Picture aspect ratio. [7:6]: Colorimetry.	
41h	REG2782	7:0	Default : 0x00	Access : RO
(2782h)	AVI_IF3[7:0]	7:0	AVI InfoFrame byte 3. [1:0]: Non-conforming Picture 00: No known non-uniform so 01: Picture has been scaled h 10: Picture has been scaled h 11: Picture has been scaled h [3:2]: Quantization range. [5:4]: Extended colorimetry. [7]: IT content.	caling. orizontally. ertically.
41h	REG2783	7:0	Default : 0x00	Access : RO
(2783h)	AVI_IF4[7:0] star Co		AVI InfoFrame byte 4. Video Identification Code. Refer to EIA/CEA 861B specification.	
42h	REG2784	7:0	Default : 0x00	Access : RO
(2784h)	AVI_IF5[7]0]ternal	J3:0	AVI InfoFrame byte 5. [3:0]: Pixel repetition; pixel sent (PR+1) times.	
42h	REG2785	7:0	Default : 0x00	Access : RO
(2785h)	AVI_IF6[7:0]	7:0	AVI InfoFrame byte 6. Line Number of end of Top by	ar [7:0].
43h	REG2786	7:0	Default : 0x00	Access : RO
(2786h)	AVI_IF7[7:0]	7:0	AVI InfoFrame byte 7. Line Number of end of Top by	ar [15:8].
43h	REG2787	7:0	Default : 0x00	Access : RO
(2787h)	AVI_IF8[7:0]	7:0	AVI InfoFrame byte 8. Line Number of start of Botto	m bar [7:0].
44h	REG2788	7:0	Default : 0x00	Access : RO
(2788h)	AVI_IF9[7:0]	7:0	AVI InfoFrame byte 9. Line Number of start of Bottom bar [15:8].	
44h	REG2789	7:0	Default : 0x00	Access : RO
(2789h)	AVI_IF10[7:0]	7:0	AVI InfoFrame byte 10. Pixel Number of end of Left bar [7:0].	
45h	REG278A	7:0	Default : 0x00	Access : RO
(278Ah)	AVI_IF11[7:0]	7:0	AVI InfoFrame byte 11.	•

нрмі ст	RL Register (Bank = 27	<b>7</b> )		
Index (Absolute)	Mnemonic Dank - 27	Bit	Description	
			Pixel Number of end of Left	: bar [15:8].
45h	REG278B	7:0	Default : 0x00	Access : RO
(278Bh)	AVI_IF12[7:0]	7:0	AVI InfoFrame byte 12. Pixel Number of end of Rigl	ht bar [7:0].
46h	REG278C	7:0	Default : 0x00	Access : RO
(278Ch)	AVI_IF13[7:0]	7:0	AVI InfoFrame byte 13. Pixel Number of end of Left	: bar [15:8].
47h	REG278E	7:0	Default : 0x00	Access : RO
(278Eh)	SPD_IF1[7:0]	7:0	SPD InfoFrame byte 1.	
47h	REG278F	7:0	Default : 0x00	Access : RO
(278Fh)	SPD_IF2[7:0]	7:0	SPD InfoFrame byte 2.	
48h	REG2790	7:0	Default : 0x00	Access : RO
(2790h)	SPD_IF3[7;0]star Co	7:0 <sub>C</sub>	SPD InfoFrame byte 3.	
48h	REG2791	7:0	Default: 0x00	Access : RO
(2791h)	SPD_IF4[7:0] 沐川口	75%	SPD InfoFrame byte 4.	公司
49h (2702h)	REG2792nternal L	J <u>Z:0</u>	Default : 0x00	Access : RO
(2792h)	SPD_IF5[7:0]	7:0	SPD Information SPD Informatio	
49h	REG2793	7:0	Default : 0x00	Access : RO
(2793h)	SPD_IF6[7:0]	7:0	SPD InfoFrame byte 6.	
4Ah	REG2794	7:0	Default : 0x00	Access : RO
(2794h)	SPD_IF7[7:0]	7:0	SPD InfoFrame byte 7.	
4Ah	REG2795	7:0	Default : 0x00	Access : RO
(2795h)	SPD_IF8[7:0]	7:0	SPD InfoFrame byte 8.	
4Bh	REG2796	7:0	Default : 0x00	Access : RO
(2796h)	SPD_IF9[7:0]	7:0	SPD InfoFrame byte 9.	
4Bh	REG2797	7:0	Default : 0x00	Access : RO
(2797h)	SPD_IF10[7:0]	7:0	SPD InfoFrame byte 10.	
4Ch	REG2798	7:0	Default : 0x00	Access : RO
(2798h)	SPD_IF11[7:0]	7:0	SPD InfoFrame byte 11.	
4Ch	REG2799	7:0	Default : 0x00	Access : RO
(2799h)	SPD_IF12[7:0]	7:0	SPD InfoFrame byte 12.	
4Dh	REG279A	7:0	Default : 0x00	Access : RO

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
4Dh	REG279B	7:0	Default : 0x00	Access : RO
(279Bh)	SPD_IF14[7:0]	7:0	SPD InfoFrame byte 14.	
4Eh	REG279C	7:0	Default : 0x00	Access : RO
(279Ch)	SPD_IF15[7:0]	7:0	SPD InfoFrame byte 15.	
4Eh	REG279D	7:0	Default : 0x00	Access : RO
(279Dh)	SPD_IF16[7:0]	7:0	SPD InfoFrame byte 16.	
4Fh	REG279E	7:0	Default : 0x00	Access : RO
(279Eh)	SPD_IF17[7:0]	7:0	SPD InfoFrame byte 17.	
4Fh	REG279F	7:0	Default : 0x00	Access : RO
(279Fh)	SPD_IF18[7:0]	7:0	SPD InfoFrame byte 18.	
50h	REG27A0	7:0	Default : 0x00	Access : RO
(27A0h)	SPD_IF19[7:0]	7:0	SPD InfoFrame byte 19.	
50h	REG27A1/ISTAT CO	D7:6C	Default 0x00	Access : RO
(27A1h)	SPD_IF20[7:0] \\ \frac{1}{27} +    \  \  \	7:0	SPD InfoFrame byte 20.	<b>&gt;</b> 司
	REG27A2	7:0	Default : 0x00	Access : RO
(27A2h)	SPD_IF21[7]OJEMA	3:0	SPD InfoFrame byte 21.	
51h	REG27A3	7:0	Default : 0x00	Access : RO
(27A3h)	SPD_IF22[7:0]	7:0	SPD InfoFrame byte 22.	
52h	REG27A4	7:0	Default : 0x00	Access : RO
(27A4h)	SPD_IF23[7:0]	7:0	SPD InfoFrame byte 23.	
52h	REG27A5	7:0	Default : 0x00	Access : RO
(27A5h)	SPD_IF24[7:0]	7:0	SPD InfoFrame byte 24.	
53h	REG27A6	7:0	Default : 0x00	Access : RO
(27A6h)	SPD_IF25[7:0]	7:0	SPD InfoFrame byte 25.	
54h	REG27A8	7:0	Default : 0x00	Access : RO
(27A8h)	AU_IF1[7:0]	7:0	Audio InfoFrame byte 1.	
54h	REG27A9	7:0	Default : 0x00	Access : RO
(27A9h)	AU_IF2[7:0]	7:0	Audio InfoFrame byte 2.	
55h	REG27AA	7:0	Default : 0x00	Access : RO
(27AAh)	AU_IF3[7:0]	7:0	Audio InfoFrame byte 3.	
55h	REG27AB	7:0	Default: 0x00	Access : RO
(27ABh)	AU_IF4[7:0]	7:0	Audio InfoFrame byte 4.	
56h	REG27AC	7:0	Default : 0x00	Access : RO

HDMI_C1	TRL Register (Bank = 27	7)		
Index (Absolute)	Mnemonic	Bit	Description	
	AU_IF5[7:0]	7:0	Audio InfoFrame byte 5.	
57h	REG27AE	7:0	Default : 0x00	Access : RO
(27AEh)	MPEG_IF1[7:0]	7:0	MPEG InfoFrame byte 1.	
57h	REG27AF	7:0	Default : 0x00	Access : RO
(27AFh)	MPEG_IF2[7:0]	7:0	MPEG InfoFrame byte 2.	
58h	REG27B0	7:0	Default : 0x00	Access : RO
(27B0h)	MPEG_IF3[7:0]	7:0	MPEG InfoFrame byte 3.	
58h	REG27B1	7:0	Default : 0x00	Access : RO
(27B1h)	MPEG_IF4[7:0]	7:0	MPEG InfoFrame byte 4.	
59h	REG27B2	7:0	Default : 0x00	Access : RO
(27B2h)	MPEG_IF5[7:0]	7:0	MPEG InfoFrame byte 5.	
5Ah	REG27B4	7:0	Default : 0x00	Access : RO
(27B4h)	HDMI_CS[7:0] tar CO	<b>17:0C</b>	HDMI audio Channel Status.	
5Ah	REG27B50r 之下十川古	7:0	Default: 0x00左 (日 //	Access : RO
(27B5h)	HDMI_CS[15:8]	7:0	See description of '27B4h'.	χ <del>μ</del> J
	REG27B6nterna	3:0	Default : 0x00	Access : RO
(27B6h)	HDMI_CS[23:16]	7:0	See description of '27B4h'.	
5Bh	REG27B7	7:0	Default : 0x00	Access : RO
(27B7h)	HDMI_CS[31:24]	7:0	See description of '27B4h'.	
5Ch	REG27B8	7:0	Default : 0x00	Access : RO
(27B8h)	HDMI_CS[39:32]	7:0	See description of '27B4h'.	
5Ch	REG27B9	7:0	Default : 0x00	Access : R/W
(27B9h)	MANUAL_HPLL_DIV	7	Enable PLL divider is controlle 0: Disable. 1: Enable.	ed by registers.
	HPLL_PORST	6	HDMI PLL reset. 0: Normal. 4: Reset (all analog front-end & dividers).	
	HPLL_RESET_TP	5	HDMI PLL post clock divider r (KP). 0: Normal. 3: Reset.	
	HPLL_RESET_TF	4	HDMI PLL feedback clock divi (FBDIV & KM).	der reset.

HDMI_CT	RL Register (Bank = 27	<mark>'</mark> )		
Index (Absolute)	Mnemonic	Bit	Description	
			0: Normal. 2: Reset.	
	HPLL_RESET_TI	3	HDMI PLL input clock divider (DDIV & KN). 0: Normal. 1: Reset.	reset.
	HPLL_VCO_OFFSET	2	Enable VCO free running. 0: Enable. 1: Disable.	
	HPLL_RESET	1	HDMI PLL reset. 0: No reset. 1: Reset.	
	HPLL_PDN  Mstar Co	o nfic	HDMI PLL power down. 0: No action. 1: Power down.	
5Dh (27BAh)	REG27BAOr 深圳市 HPLL_KN[1:0] Internal L	7: <b>0</b> 7:6 <b>SC</b>	Default: 0x10  HDMI PLL KN divider ratio for 00 = 71.  01 = /2.  10 = /4.  11 = /4.	Access : R/W new mode.
	HPLL_RCTRL[2:0]	5:3	HDMI PLL loop filter resistor of 000 = 23.1K ohm. 001 = 26.4K ohm. 010 = 29.7K ohm 111 = 42.9K ohm.	control.
	HPLL_ICTRL[2:0]	2:0	HDMI PLL charge pump curre 000 = 0.65uA. 001 = 1.29uA. 010 = 1.935uA. 011 = 2.58uA. 100 = 3.225uA. 101 = 3.87uA. 110 = 5.16uA. 111 = 10.32uA.	nt control.
5Dh	REG27BB	7:0	Default : 0x00	Access : R/W
(27BBh)	HPLL_KP[3:0]	7:4	HDMI PLL Post divider ratio (F	(P) for new mode.

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
			0000 = / 1.	
			0001 = / 2.	
			0010 = / 4.	
			1001 = / 512.	
			1010 = / 1024. 1011 = / 1024.	
			1111 = / 1024.	
	HPLL_KM[3:0]	3:0	HDMI PLL KM divider ratio for	new mode.
			0000 = / 1.	
			0001 = / 2.	
			0010 = / 4.	
	Matar	t: _	 01.11 ± 1/.128.	
	Mstar Co	MIIC	1000 = / 256.	
	for 深圳市	鼎	神实验有限公	司
	Internal L	Jse	1111 = 1/256.	
5Eh	REG27BC	7:0	Default: 0x00	Access: R/W
(27BCh)	HPLL_DDIV[3:0]	7:4	HDMI PLL feedback overwrite	
			noise-shape quantizer for new	mode.
			0000 = N.A.	
			(/16).	
			0001 = N.A. (/17).	
			0010 = /2.	
			0010 = /2. $0011 = /3$ .	
			1111 = /15.	
	HPLL_FBDIV[3:0]	3:0	HDMI PLL input overwrite divi	der value from noise-shape
			quantizer for new mode.	·
			0000 = N.A.	
			(/16).	
			0001 = N.A.	
			(/17).	
			0010 = /2.	
			0011 = /3.	

HDMI_CT	RL Register (Bank = 27	7)		
Index (Absolute)	Mnemonic	Bit	Description	
			1111 = /15.	
5Eh	-	7:0	Default : -	Access : -
(27BDh)	-	-	Reserved.	
5Fh	REG27BE	7:0	Default : 0x00	Access : RO
(27BEh)	-	7:6	Reserved.	
	FRAME_RP_VAL[2:0]	5:3	Frame repetition value.	
	HPLL_LOCK_RAW	2	HDMI PLL lock raw flag.	
	HPLL HIGH FLAG	1	HDMI PLL output flag for vco	supply voltage too high.
	HPLL_LOCK	0	HDMI PLL lock flag.	
5Fh	REG27BF	7:0	Default : 0x00	Access : R/W
(27BFh)	PKT_RST[7:0]	7:0	[0]: Reset AVMUTE register a	<u>-</u>
			0: No reset.	
	Mstar Co	nfic	1: Reset AVMUTE to 0 (Clear	•
			[1]: Reset Y (Color format) re	gister at AVI_IF1:Y[1:0].
	for 深圳市	」	1: Reset Y to 00 (RGB format	
	Internal L	Ise		
	intorriar c		0: No reset.	
			1: Reset PR to 0 (no repetition	
			[3]: Reset frame repetition to 0: Output frame repetition inf	
			based on frame format.	ormation to video engine
			1: Reset frame repetition to 0	
			[4]: Reset CD, PP, and defaul	t phase value of GCP packet.
			0: No reset.	
			1: Reset. [5]: Reset deep color FIFO.	
			0: No reset.	
			1: Reset.	
			[6]: Reserved.	
			[7]: Reset HDMI status registe	
			Asserting this bit resets HDMI AVI_IF0~AVI_IF6, AUDIO_IF6	
			SPD_IF0~SPD_IF12, MPEG_I	<i>= '</i>
			VS_HDR0~VS_HDR1, VS_IF0	
			ACP_DATA0~ACP_DATA7, ISI	
			ISRC_DATA0~ISRC_DATA15	registers.
			0: No reset.	

Index (Absolute)	Mnemonic	Bit	Description		
			1: Reset.		
60h	REG27C0	7:0	Default: 0x00	Access : R/W	
(27C0h)	INT_MASK[7:0]  Mstar Co	7:0	Mask packet reception update interrupt (generate an interrupt when a new packet is received and it is differer from the previous received packet).  0: Unmask.  1: Mask.  [0]: General Control packet.  [1]: AVI InfoFrame packet.  [2]: Audio InfoFrame packet.  [3]: MPEG InfoFrame packet.  [4]: ACP packet.  [5]: ISRC packet.  [6]: BCH error.  [7]: Gamut Metadata packet.  [12]: CTS N over range.		
60h	TOI涂圳口	別	[13]: HDMI video clock frequ	, Ja	
60h (27C1h)	REG27C1 Internal U	7:0   <del>5</del> :6	Default : 0x00	Access : R/W	
(2, 62)	INT MACKETA O		Reserved.		
61h	INT_MASK[13:8]  REG27C2	5:0 <b>7:0</b>	See description of '27C0h'. <b>Default : 0x00</b>	Access : RO	
(27C2h)	INT_STATUS[7:0]	7:0	Interrupt status.  [0]: General Control packet.  [1]: AVI InfoFrame packet.  [2]: Audio InfoFrame packet.  [3]: MPEG InfoFrame packet.  [4]: ACP packet.  [5]: ISRC packet.  [6]: BCH error.  [7]: Gamut Metadata packet.  [12]: CTS N over range.		
61h	REG27C3	7:0	[13]: HDMI video clock frequing Default: 0x00	Access : RO	
(27C3h)	-	7:6	Reserved.	ACCESS . NO	
•	INT_STATUS[13:8]	5:0	See description of '27C2h'.		
62h	REG27C4	7:0	Default : 0x00	Access : R/W	
(27C4h)	INT_FORCE[7:0]	7:0	Force interrupt.  [0]: General Control packet.		

HDMI_CT	RL Register (Bank = 27	7)		
Index (Absolute)	Mnemonic	Bit	Description	
			<ul> <li>[1]: AVI InfoFrame packet.</li> <li>[2]: Audio InfoFrame packet.</li> <li>[3]: MPEG InfoFrame packet.</li> <li>[4]: ACP packet.</li> <li>[5]: ISRC packet.</li> <li>[6]: BCH error.</li> <li>[7]: Gamut Metadata packet.</li> <li>[12]: CTS N over range.</li> <li>[13]: HDMI video clock frequent</li> </ul>	ency big change.
62h	REG27C5	7:0	Default : 0x00	Access : R/W
(27C5h)	-	7:6 Reserved.		
	INT_FORCE[13:8]	5:0	See description of '27C4h'.	
63h	REG27C6	7:0	Default : 0x00	Access : R/W
(27C6h)	for 深圳市 Internal L		Clear interrupt.  [0]: General Control packet.  [1]: AVI InfoFrame packet.  [2]: Audio InfoFrame packet.  [3]: MPEG InfoFrame packet.  [4]: ACP packet.  [5]: ISRC packet.  [6]: BCH error.  [7]: Gamut Metadata packet.  [12]: CTS N over range.  [13]: HDMI video clock frequents	ency big change.
63h	REG27C7	7:0	Default : 0x00	Access : R/W
(27C7h)	-	7:6	Reserved.	
	INT_CLR[13:8]	5:0	See description of '27C6h'.	
64h	REG27C8	7:0	Default : 0x00	Access : R/W
(27C8h)	FRAME_RP_MODE[3:0]	7:4	<ul><li>[2:0]: Frame repetition value for manual mode.</li><li>Allowed values: 1, 2, and 4.</li><li>[3]: Frame repetition mode.</li><li>0: Auto mode.</li><li>1: Manual mode.</li></ul>	
	AUDIO_MODE[3:0]	3:0	<ul><li>[0]: Manual non-PCM mode.</li><li>[1]: Auto detect non-PCM mode.</li><li>[2]: Manual DSD mode.</li><li>[3]: Auto detect DSD mode.</li></ul>	
64h	REG27C9	7:0	Default : 0x00	Access : R/W

HDMI_CT	RL Register (Bank = 27	<b>'</b> )		
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:5	Reserved.	
	HDMI_AU_FIFO_MUTE_EN[4: 0]	4:0		
65h	REG27CA	7:0	Default : 0x00	Access : RO
(27CAh)	PIX_DE_CNT[7:0]	7:0	Pixel DE count.	
65h	REG27CB	7:0	Default : 0x00	Access : RO
(27CBh)	- Mstar Co	7:5 4:0	Reserved. See description of '27CAh'.	

for 深圳市鼎科实业有限公司 Internal Use Only

### IRQ Register (Bank = 2B)

IRQ Reg	ister (Bank = 2B)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2B00	7:0	Default : 0xFF	Access : R/W	
(2B00h)	C_FIQ_MASK[7:0]	7:0	Mask for FIQ, bit[31:0]. 1: Mask. 0: Not mask.		
00h	REG2B01	7:0	Default : 0xFF	Access : R/W	
(2B01h)	C_FIQ_MASK[15:8]	7:0	See description of '2B00h'.		
01h	REG2B02	7:0	Default : 0xFF	Access : R/W	
(2B02h)	C_FIQ_MASK[23:16]	7:0	See description of '2B00h'.		
01h	REG2B03	7:0	Default : 0xFF	Access : R/W	
(2B03h)	C_FIQ_MASK[31:24]	7:0	See description of '2B00h'.		
02h	REG2B04	7:0	Default : 0x00	Access : R/W	
(2B04h)	C_FIQ_FORCE[7:0] CO	nfide	1: Force.		
	TOI 洗圳叮	別紀本	0: Not force. 目 1尺 /	·	
02h (2B05h)	REG2B05	7:0 Se <sub>0</sub> (	Default : 0x00	Access : R/W	
	C_FIQ_FORCE[15:8]	7:0	See description of '2B04h'.	A D / M	
03h (2B06h)	REG2B06	7:0	Default : 0x00	Access : R/W	
	C_FIQ_FORCE[23:16]	7:0	See description of '2B04h'.	A D //W	
03h (2B07h)	REG2B07	7:0	Default : 0x00	Access : R/W	
04h	C_FIQ_FORCE[31:24] <b>REG2B08</b>	7:0	See description of '2B04h'.	A cooce + D /W/	
(2B08h)	C_FIQ_CLR[7:0]	<b>7:0</b> 7:0	Clear for FIQ, bit[31:0]. 1: Clear. 0: Not clear.	Access : R/W	
04h	REG2B09	7:0	Default : 0x00	Access : R/W	
(2B09h)	C_FIQ_CLR[15:8]	7:0	See description of '2B08h'.		
05h	REG2B0A	7:0	Default : 0x00	Access : R/W	
(2B0Ah)	C_FIQ_CLR[23:16]	7:0	See description of '2B08h'.		
05h	REG2B0B	7:0	Default : 0x00	Access : R/W	
(2B0Bh)	C_FIQ_CLR[31:24]	7:0	See description of '2B08h'.		
06h	REG2B0C	7:0	Default : 0x00	Access : RO	
(2B0Ch)	FIQ_RAW_STATUS[7:0]	7:0	FIQ raw status, bit[31:0]. Interrupt source status for	FIQ.	

IRQ Regi	ster (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
06h	REG2B0D	7:0	Default : 0x00	Access : RO
(2B0Dh)	FIQ_RAW_STATUS[15:8]	7:0	See description of '2B0Ch'.	
07h	REG2B0E	7:0	Default : 0x00	Access : RO
(2B0Eh)	FIQ_RAW_STATUS[23:16]	7:0	See description of '2B0Ch'.	
07h	REG2B0F	7:0	Default : 0x00	Access : RO
(2B0Fh)	FIQ_RAW_STATUS[31:24]	7:0	See description of '2B0Ch'.	
08h	REG2B10	7:0	Default : 0x00	Access : RO
(2B10h)	FIQ_FINAL_STATUS[7:0]	7:0	FIQ final status, bit[31:0]. Final interrupt status for FIC	<b>)</b> .
08h	REG2B11	7:0	Default : 0x00	Access : RO
(2B11h)	FIQ_FINAL_STATUS[15:8]	7:0	See description of '2B10h'.	
09h	REG2B12	7:0	Default : 0x00	Access : RO
(2B12h)	FIQ_FINAL_STATUS[23:16]	7:0	See description of '2B10h'.	
09h (2B13h)	REG2B13 FIQ_FINAL_STATUS[31:24]	<b>7:0</b>	<b>Default: 0x00</b> See description of '2B10h'.	Access : RO
0Ah	REG2B14nternal Us	Z <u>2</u> 0 (	Default : 0x00	Access : R/W
(2B14h)	C_FIQ_SEL_HL_TRIGGER[7:0]	7:0	High or low trigger select, b Inverse source polarity for F	
0Ah	REG2B15	7:0	Default : 0x00	Access : R/W
(2B15h)	C_FIQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '2B14h'.	
0Bh	REG2B16	7:0	Default : 0x00	Access : R/W
(2B16h)	C_FIQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '2B14h'.	
0Bh	REG2B17	7:0	Default : 0x00	Access : R/W
(2B17h)	C_FIQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '2B14h'.	
0Ch	REG2B18	7:0	Default : 0xFF	Access : R/W
(2B18h)	C_IRQ_MASK[7:0]	7:0	Mask for IRQ, bit[31:0]. 1: Mask. 0: Not mask.	
0Ch	REG2B19	7:0	Default : 0xFF	Access : R/W
(2B19h)	C_IRQ_MASK[15:8]	7:0	See description of '2B18h'.	•
0Dh	REG2B1A	7:0	Default : 0xFF	Access : R/W
(2B1Ah)	C_IRQ_MASK[23:16]	7:0	See description of '2B18h'.	
0Dh	REG2B1B	7:0	Default : 0xFF	Access : R/W

IRQ Regi	ster (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
	C_IRQ_MASK[31:24]	7:0	See description of '2B18h'.	
0Eh	REG2B1C	7:0	Default : 0x00	Access : R/W
(2B1Ch)	C_IRQ_FORCE[7:0]	7:0	Force for IRQ, bit[31:0]. 1: Force. 0: Not force.	
0Eh	REG2B1D	7:0	Default : 0x00	Access : R/W
(2B1Dh)	C_IRQ_FORCE[15:8]	7:0	See description of '2B1Ch'.	
0Fh	REG2B1E	7:0	Default : 0x00	Access : R/W
(2B1Eh)	C_IRQ_FORCE[23:16]	7:0	See description of '2B1Ch'.	
0Fh	REG2B1F	7:0	Default : 0x00	Access : R/W
(2B1Fh)	C_IRQ_FORCE[31:24]	7:0	See description of '2B1Ch'.	
10h	REG2B20	7:0	Default : 0x00	Access : R/W
(2B20h)	C_IRQ_SEL_HS_TRIGGER[7:0]	fide	High or low trigger select, bit[31:0]. Inverse source polarity for IRQ.	
10h	REG2B2IOT 深圳市	7:0	Default: 0x00	Access : R/W
	C_IRQ_SEL_HL_TRIGGER[15:8]	7:0	See description of '2B20h'.	
11h	REG2B22	7:0	Default : 0x00	Access : R/W
(2B22h)	C_IRQ_SEL_HL_TRIGGER[23:16]	7:0	See description of '2B20h'.	
11h	REG2B23	7:0	Default : 0x00	Access: R/W
(2B23h)	C_IRQ_SEL_HL_TRIGGER[31:24]	7:0	See description of '2B20h'.	
12h	REG2B24	7:0	Default : 0x00	Access : RO
(2B24h)	IRQ_RAW_STATUS[7:0]	7:0	IRQ raw status, bit[31:0]. Interrupt source status for I	IRQ.
12h	REG2B25	7:0	Default : 0x00	Access : RO
(2B25h)	IRQ_RAW_STATUS[15:8]	7:0	See description of '2B24h'.	
13h	REG2B26	7:0	Default : 0x00	Access : RO
(2B26h)	IRQ_RAW_STATUS[23:16]	7:0	See description of '2B24h'.	
13h	REG2B27	7:0	Default : 0x00	Access : RO
(2B27h)	IRQ_RAW_STATUS[31:24]	7:0	See description of '2B24h'.	
14h	REG2B28	7:0	Default : 0x00	Access : RO
(2B28h)	IRQ_FINAL_STATUS[7:0]	7:0	IRQ final status, bit[31:0]. Final interrupt status for IRO	Q.
14h	REG2B29	7:0	Default : 0x00	Access : RO
(2B29h)	IRQ_FINAL_STATUS[15:8]	7:0	See description of '2B28h'.	

IRQ Regi	IRQ Register (Bank = 2B)				
Index (Absolute)	Mnemonic	Bit	Description		
15h	REG2B2A	7:0	Default : 0x00	Access : RO	
(2B2Ah)	IRQ_FINAL_STATUS[23:16]	7:0	See description of '2B28h'.		
15h	REG2B2B	7:0	Default : 0x00	Access : RO	
(2B2Bh)	IRQ_FINAL_STATUS[31:24]	7:0	See description of '2B28h'.		
7Eh	REG2BFC	7:0	Default : 0x00	Access : R/W	
(2BFCh)	-	7:1	Reserved.		
	CPU0_2_CPU1_IRQ	0	CPU0 to CPU1 interrupt.		
7Fh	REG2BFE	7:0	Default : 0x00	Access : R/W	
(2BFEh)	-	7:1	Reserved.		
	CPU1_2_CPU0_IRQ	0	CPU1 to CPU0 interrupt.		

Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### ICACHE Register (Bank = 2B)

ICACHE	Register (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG2B80	7:0	Default : 0x00	Access : R/W
(2B80h)	SDRAM_CODE_MAP[7:0]	7:0	SDRAM code map address, u	ınit is 64-Kbyte.
40h	REG2B81	7:0	Default : 0x00	Access : R/W
(2B81h)	SDRAM_CODE_MAP[15:8]	7:0	See description of '2B80h'.	
41h	REG2B82	7:0	Default : 0x00	Access : RO
(2B82h)	CPU_ADR_L[7:0]	7:0	CPU address[15:0].	
41h	REG2B83	7:0	Default : 0x00	Access : RO
(2B83h)	CPU_ADR_L[15:8]	7:0	See description of '2B82h'.	
42h	REG2B84	7:0	Default : 0x00	Access : RO
(2B84h)	CPU_ADR_H[7:0]	7:0	CPU address[23:0].	
42h	REG2B85	7:0	Default : 0x00	Access : RO
(2B85h)	CPU_ADR_H[15:8]	17 <u>1</u> 0 C	See description of '2B84h'.	
43h	REG2B860r 汉十川市	7:0	Default: 0x00年 7月 /	Access : RO
(2B86h)	CPU_ROM_DATA0[7:0]	7:0	Icache return data[15:0] to	CPU.
43h	REG2B87Nterna	126	Default : 0x00	Access : RO
(2B87h)	CPU_ROM_DATA0[15:8]	7:0	See description of '2B86h'.	
44h	REG2B88	7:0	Default : 0x00	Access : RO
(2B88h)	CPU_ROM_DATA1[7:0]	7:0	Icache return data[31:16] to	CPU.
44h	REG2B89	7:0	Default : 0x00	Access : RO
(2B89h)	CPU_ROM_DATA1[15:8]	7:0	See description of '2B88h'.	
45h	REG2B8A	7:0	Default : 0x00	Access : RO
(2B8Ah)	CACHE_MISS_COUNT[7:0]	7:0	Cache Miss counter.	
45h	REG2B8B	7:0	Default : 0x00	Access : RO
(2B8Bh)	CACHE_MISS_COUNT[15:8]	7:0	See description of '2B8Ah'.	
46h	REG2B8C	7:0	Default : 0x00	Access : RO
(2B8Ch)	CACHE_HIT_COUNT[7:0]	7:0	Cache Hit counter.	
46h	REG2B8D	7:0	Default : 0x00	Access : RO
(2B8Dh)	CACHE_HIT_COUNT[15:8]	7:0	See description of '2B8Ch'.	
47h	REG2B8E	7:0	Default : 0x00	Access : RO
(2B8Eh)	-	7:2	Reserved.	
	CPU_WAIT	1	CPU wait flag.	
			1: Wait.	

index (Absolute)	Mnemonic	Bit	Description  0: Hit.	
	CACHE_MISS_FLAG	0	Cache Miss flag. 1: Miss. 0: Hit.	
48h (2B90h)	REG2B90	7:0	Default: 0x00	Access : RO
	-	7:4	Reserved.	
	CACHE_FSM[3:0]	3:0	Cache FSM.	
4Ah (2B94h)	REG2B94	7:0	Default: 0x00	Access : R/W
	DUMP[7:0]	7:0	Temp register.	
4Ah (2B95h)	REG2B95	7:0	Default: 0x00	Access : R/W
	DUMP[15:8]	7:0	See description of '2B94h'.	
50h (2BA0h)	REG2BA0	7:0	Default: 0x01	Access : R/W
	- Mstar Confide		Reserved.	
	CACHE_BY_PASS		Cache bypass mode.	

Internal Use Only

## XDMIU Register (Bank = 2B)

XDMIU R	egister (Bank = 2B)			
Index (Absolute)	Mnemonic	Bit	Description	
60h	REG2BC0	7:0	Default : 0x00	Access : R/W
(2BC0h)	-	7:1	Reserved.	
	SOFTWARE_RST	0	Set 1 to reset HK_MCU XDAT	A to MIU.
61h ~ 61h	-	7:0	Default : -	Access : -
(2BC2h ~ 2BC3h)	-	-	Reserved.	
62h	REG2BC4	7:0	Default : 0x00	Access : R/W
(2BC4h)	-	7:3	Reserved.	
	XB_SDR_MAP_EN	2	Set 1 to enable mapping of H	IK_MCU XDATA to MIU.
	XD2MIU_WPRI	1	XDATA to MIU write priority.	
	XD2MIU_RPRI	0	XDATA to MIU read priority.	1
63h (2BC6h)	REG2BC6/Star CC	790	Default : 0x00	Access : R/W
	XB_ADDR[7:0] 深圳市	鼎	Low bound address of MCU XDATA mapping to MIU.  The unit is 1k bytes.	
	Internal l	Jse	The XDATA address is hit if (XB_ADDR[15:8] > XDATA_ADDR[15:10] >= XB_ADDR[7:0]).	
63h	REG2BC7	7:0	Default : 0x00	Access : R/W
(2BC7h)	XB_ADDR[15:8]	7:0	See description of '2BC6h'.	1
64h	REG2BC8	7:0	Default : 0x00	Access : R/W
(2BC8h)	SDR_XD_MAP[7:0]	7:0	Low byte address to access XDATA from MIU. The granularity is 64k bytes. The actual address[23:0] to MIU would be {SDR_XD_MAP[10:8], SDR_XD_MAP[7:0], XDATA_ADDR[15:3]}, where XDATA_ADDR[15:0] are MCIXDATA addresses of 64k bytes.	
64h	REG2BC9	7:0	Default : 0x00	Access : R/W
(2BC9h)	SDR_XD_MAP[15:8]	7:0	See description of '2BC8h'.	
65h	REG2BCA	7:0	Default : 0x00	Access : R/W
(2BCAh)	XB_ADDR_1[7:0]	7:0	Low bound address of MCU XDATA mapping to MIU. The unit is 1k bytes.  The XDATA address is hit if (XB_ADDR_1[15:8] > XDATA_ADDR[15:10] >= XB_ADDR_1[7:0]).	
65h	REG2BCB	7:0	Default : 0x00	Access : R/W
(2BCBh)	XB_ADDR_1[15:8]	7:0	See description of '2BCAh'.	· · · · · · · · · · · · · · · · · · ·

XDMIU R	XDMIU Register (Bank = 2B)					
Index (Absolute)	Mnemonic	Bit	Description			
66h	REG2BCC	7:0	Default : 0x00	Access : R/W		
(2BCCh)	SDR_XD_MAP_1_0[7:0]	7:0	Low byte address to access X The granularity is 1k bytes. The actual address[23:0] to N {SDR_XD_MAP_1_1[0], SDR_ SDR_XD_MAP_1_0[7:0], XDA XDATA_ADDR[15:0] are MCU bytes.	MIU would be _XD_MAP_1_0[15:8], TA_ADDR[9:3]}, where		
66h	REG2BCD	7:0	Default : 0x00	Access : R/W		
(2BCDh)	SDR_XD_MAP_1_0[15:8]	7:0	See description of '2BCCh'.			
67h	REG2BCE	7:0	Default : 0x00	Access : R/W		
(2BCEh)	SDR_XD_MAP_1_1[7:0]  Mstar Co for 深圳市	7:0 Infic	The granularity is 1k bytes.			
	Internal	Isa				
67h	REG2BCF	7:0	Default : 0x00	Access : R/W		
(2BCFh)	SDR_XD_MAP_1_1[15:8]	7:0	See description of '2BCEh'.			

## VIVALDI Register (Bank = 2C)

VIVALDI	Register (Bank = 2C)	)			
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2C00	7:0	Default : 0x00	Access : R/W	
(2C00h)	-	7:2	Reserved.		
	CLKGEN_RESET	1	0x2C00. Audio engine clkgen reset. 0 = normal. 1 = reset.		
	SOFTWARE_RESET	0	0x2C00. Audio engine software reset. 0 = normal. 1 = reset. Note: This command can't reset register value.		
01h	REG2C02	7:0	Default : 0x00	Access : R/W	
(2C02h)	for 深圳 Internal		Ox2CO2. [14] REG_AUTO_CLEAR_PC_FO: Enable.  1: Disable.  [12] 768FS_PLL_ENABLE.  Enable 768 Fs audio sample for the control of	requency synthesizer module.  IT_FREQ. synthesizer freq.  Cs gain selection.  Cp gain selection.	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			[6] ENABLE_AUDIO_DVB1_FI	X_SYNTH.
			Enable DVB audio sample free	quency fixed synthesizer
			module.	
			0: Disable.	
			1: Enable (256 Fs). [5] REG_EN_ADC_SYNTH_1.	
			[4] reserved.	
			[3] EN_I2S_SYNTH.	
			Enable I2S audio sample frequency synthesizer module  0: Disable.  1: Enable (256 Fs).  [2] EN_SIF_SYNTH.  Enable SIF audio sample frequency synthesizer module  0: Disable.  1: Enable (256 Fs).  [1] reserved.  [0] EN_ADC_SYNTH.  Enable ADC audio sample frequency synthesizer module  0: Disable.  1: Enable (256 Fs).	
	Mstar C	onfi		
	for 深圳	市鼎		
	Internal	Use		
01h	REG2C03	7:0	Default : 0x00	Access : R/W
(2C03h)	INPUT_CFG[15:8]	7:0	See description of '2C02h'.	
02h	REG2C04	7:0	Default : 0x00	Access : RO
(2C04h)	STATUS_DVB_FREQ[7:0]	7:0	0x2C04.	
			[15] DVB_PLL_NO_SIGNAL.	
			Audio DVB SYNC synthesizer	input signal detect.
			0: Signal detected.	
			1: No signal input. [14:0] DVB_PLL_FREQ.	
			Audio DVB SYNC synthesizer	frequency value.
02h	REG2C05	7:0	Default : 0x00	Access : RO
(2C05h)	STATUS_DVB_FREQ[15:8	7:0	See description of '2C04h'.	
03h	REG2C06	7:0	Default : 0x00	Access : RO
(2C06h)	STATUS_I2S_FREQ[7:0]	7:0	0x2C06.	
			[15] I2S_NO_SIGNAL.	
			Audio I2S Clock Data Recover	ry input signal detect.
			0: Signal detected.	

VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description		
			1: No signal input. [14:0] I2S_FREQ. Audio I2S Clock Data Recovery	y frequency value.	
03h	REG2C07	7:0	Default : 0x00	Access : RO	
(2C07h)	STATUS_I2S_FREQ[15:8]	7:0	See description of '2C06h'.		
04h	REG2C08	7:0	Default : 0x00	Access : RO	
(2C08h)	STATUS_SIF_FREQ[7:0]	7:0	0x2C08. [15] SIF_NO_SIGNAL. Audio SIF Clock Data Recovery 0: Signal detected. 1: No signal input. [14:0] SIF_FREQ. Audio SIF Clock Data Recovery		
04h	REG2C09	7:0	Default: 0x00	Access : RO	
(2C09h)	STATUS_SIF_FREQ[15:8]	Onofi	See description of '2C08h'.		
05h ~ 05h (2C0Ah ~ 2C0Bh)	for 深圳	7:0 TL H	Reserved. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Access : -	
06h	REG2COC LETTAL	4.56	Default: 0x00	Access : RO	
(2C0Ch)	STATUS_INPUT[7:0]	7:0	0x2C0C. [7:6] Status of audio stream fr 00 = PCM audio. 01 = Non-PCM (Compressed) 10 = One Bit Audio. 11 = N/A. [5] Status of HDMI audio deco (pre-setting error event). 0 = normal. 1 = mute. [4] Decoded AVMUTE bit from packet. 0 = clear AVMUTE. 1 = set AVMUTE.	audio.	
07h ~ 08h	-	7:0	Default : -	Access : -	
(2C0Eh ~	-	-	Reserved.	,	
2C10h)					
2C10h) 09h	-	7:0	Default : -	Access : -	
	-	<b>7:0</b>	<b>Default : -</b> Reserved.	Access : -	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
	-	-	Reserved.	
0Bh	-	7:0	Default : -	Access : -
(2C16h)	-	-	Reserved.	
0Ch	-	7:0	Default : -	Access : -
(2C18h)	-	-	Reserved.	
0Dh ~ 0Eh	-	7:0	Default : -	Access : -
(2C1Ah ~ 2C1Dh)	-	-	Reserved.	
10h	REG2C20	7:0	Default : 0xED	Access : R/W
		HDMI audio PLL reset.  0 = no action.  1 = reset.		
	AUPLL_ICTRL[2:0]	6:4	Audio HDMI CODEC PLL charge pump current control.	
	AUPLL_PDN Stal C	Olill	DMI audio PLL power down.	
	for 深圳	市鼎	0 No action. 1 Power down.	公司
	AUPLL_RCTRL[2:0] \	2:05	Audio HDMI CODEC PLL loop $R = 15 + 5* RCTRL (k ohm).$	filter resistor control.
11h	REG2C22	7:0	Default : 0x00	Access : R/W
(2C22h)	AUPLL_TEST_IN[7:0]	7:0	HDMI AUPLL test in.	
11h	REG2C23	7:0	Default : 0x00	Access : R/W
(2C23h)	AUPLL_TEST_IN[15:8]	7:0	See description of '2C22h'.	
12h	REG2C24	7:0	Default : 0x0F	Access : R/W
(2C24h)	AUPLL_VCO_OFFSET	7	Enable VCO free running.  0 = enable.  1 = disable.	
	AUPLL_INTDIVIDE	6	Enable intercept audio driver 0 = normal. 1 = enable.	in HDMI PLL synthesizer.
	EN_CLKPIX2X	5	Enable video clock 2x output 0 = Disable. 1 = Enable.	clock.
	AUPLL_LCKDCT	4	Enable TMDS PLL lock detection of a Disable.  1 = Enable.	ion.
	AUPLL_PORST	3	HDMI audio PLL reset.	

VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description		
			0 = normal. 1 = reset (all analog front-end	l & dividers).	
	AUPLL_RESETP	2	HDMI audio PLL post clock divider reset.(KP).  0 = normal.  1 = Reset.  HDMI audio PLL feedback clock divider reset.  (FBDIV & KM).  0 = normal.  1 = Reset.		
	AUPLL_RESETF	1			
	-	0	Reserved.	T	
13h	REG2C26	7:0	Default : 0x00	Access : R/W	
(2C26h)	Mstar C for 深圳 Internal	市鼎	HDMI PLL Post divider ratio (K 0000 = / 1. 0001 = / 2. 0010 = / 4. 1	公司	
13h	REG2C27	7:0	Default : 0x00	Access : R/W	
(2C27h)	-	7:2	Reserved.		
	AUPLL_KN[1:0]	1:0			

Index (Absolute)	Mnemonic	Bit	Description	
14h	REG2C28	7:0	Default : 0x10	Access : R/W
(2C28h)	AUPLL_DDIV[3:0]	7:4	quantizer for new mode.  0000 = N.A.  (/16).  0001 = N.A.  (/17).  0010 = /2.  0011 = /3.   1111 = /15.   HDMI PLL feedback overwrite divider value from noise-s quantizer for new mode.  0000 = N.A.  (/16)	
	Mstar C for 深圳 Internal	市鼎		
			1111 = /15.	
15h (2C2Ah)	REG2C2A EN_CTS_N_SYNTH	<b>7:0</b> 7	Default: 0x00  Audio HDMI CTS-N synthe 0 = Idle. 1 = Enable. (Never disable CTS-N synt	sizer control.  chesizer after it is enabled).
	-	6	Reserved.	,
	SYNTH_PLL_LOCK_SEL	5	Audio HDMI CTS-N synthe 0: Manual. 1: Auto.	sizer lock function select.
	SYNTH_256FS_EXPANDE R	4	S/PDIF 256 fs synthesizer 0 = normal (1T width). 1 = expander (2T width).	clock pulse expander.
	SYNTH_PLL_LOCK_FREQ	3		sizer lock current frequency.
	SYNTH_FREQ_GAIN	2	Audio HDMI CTS-N synthe 0 = normal.	sizer Cs gain selection.

VIVALDI	Register (Bank = 2C	)			
Index (Absolute)	Mnemonic	Bit	Description		
			1 = enhancement (smaller Cs).		
SYNTH_PH_GAIN		1	Audio HDMI CTS-N synthesize 0 = normal. 1 = enhancement (smaller Cp		
	SYNTH_SEL_CTS_REF	0	Audio HDMI CTS-N synthesize  0 = select CTS FIFO out valid.  1 = select CTS[19:0].		
15h	REG2C2B	7:0	Default : 0x00	Access : R/W	
(2C2Bh)	-	7:5	Reserved.		
	RST_CTSN_SYNTH	4	Reset HDMI CTS_N synthesize 0: Disable. 1: Enable.		
	-	3	Reserved.		
	SYNTH_NO_INPUT_LOCK _EN for 深圳	onfi 市鼎	Enable CTS N synthesizer to lock no input control signal output.  0. Unlock. 业有限公司 1: Lock.		
	SYNTH_NO_INPUT_SEL	Use	CTS N synthesizer select lock or unlock no input signal to control output 256fs.  0: Select unlock no input signal.  1: Select lock no input signal.		
	CLR_SYNTH_LOCK	0	Clear synthesizer_s lock state. 0: Normal. 1: Clear.		
16h	REG2C2C	7:0	Default : 0x00	Access : RO	
(2C2Ch)	CTS_N_SYNTH_FREQ[7:0	7:0	Audio HDMI CTS-N synthesize	r Frequency value.	
16h	REG2C2D	7:0	Default : 0x00	Access : RO	
(2C2Dh)	DVI_NO_INPUT	7	Audio HDMI CTS-N synthesizer input signal detect.  0 = signal detected.  1 = no input signal.		
	CTS_N_SYNTH_FREQ[14: 8]	6:0	See description of '2C2Ch'.		
17h	REG2C2E	7:0	Default : 0x00	Access : RO	
(2C2Eh)	-	7:2	Reserved.		
	AUPLL_HIGH_FLAG	1	HDMI AUPLL VCO too high fla	g.	

VIVALDI	Register (Bank = 2C)	)			
Index (Absolute)	Mnemonic	Bit	Description		
	AUPLL_LOCK	0	HDMI AUPLL lock indication.		
18h	REG2C30	7:0	Default : 0x00	Access : R/W	
(2C30h)	HDMI_DCLK_INV	7	Invert HDMI audio PLL DCLK 0: Normal. 1: Invert.	clock.	
	HDMI_DCLK_EN	6	Enable HDMI audio PLL DCLK 0: Disable. 1: Enable.	clock.	
	HDMI_FBCLK_INV	5	Invert HDMI audio PLL FBCLK clock. 0: Normal. 1: Invert.		
	HDMI_FBCLK_EN	4	Enable HDMI audio PLL FBCLK clock.  0: Disable.  1: Enable.		
	Mstar C SYNTH_PLL_LOCK_EN[3: 0] for 深圳 Internal	市鼎 Use	Enable the following events to freeze audio HDMI CTS-N synthesizer. [0]: CTS-N big change. [1]: Video clock frequency big change. [3:2]: Reserved.		
18h	REG2C31	7:0	Default : 0x00	Access : R/W	
(2C31h)	-	7:2	Reserved.		
	AUPLL_ENFBDIV1	1	Feedback divider bypass.  0: Fbdiv!=1.  1: Fbdiv=1.		
	AUPLL_ENINDIV1	0	Input divider bypass.  0: Ddiv!=1.  1: Ddiv=1.		
20h	REG2C40	7:0	Default : 0x00	Access : RO	
(2C40h)	STATUS_HDMI_PC[7:0]	7:0	0x2C40. HDMI input Non-PCM preamb	le Pc.	
20h	REG2C41	7:0	Default : 0x00	Access : RO	
(2C41h)	STATUS_HDMI_PC[15:8]	7:0	See description of '2C40h'.		
21h	REG2C42	7:0	Default : 0x00	Access : RO	
(2C42h)	STATUS_HDMI_PD[7:0]	7:0			
21h	REG2C43	7:0	Default : 0x00	Access : RO	

Index (Absolute)	Mnemonic	Bit	Description	
	STATUS_HDMI_PD[15:8]	7:0	See description of '2C42h'.	
22h	REG2C44	7:0	Default : 0x10	Access : R/W
(2C44h)	HDMI_MATRIX0[7:0]	7:0	0x2C44.	1
			[15] Reserved.	
			[14:12] HDMI_CH4_MATRIX.	
			HDMI Audio channel 4 matrix.	
			000: Mapped from channel 1.	
			001: Mapped from channel 2.	
			010: Mapped from channel 3.	
			011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
	Mstar C	onf	[11] Reserved.	
		_	[10:8] HDMI_CH3_MATRIX.	
	for 深圳	巾绢	HDMI Audio channel 3 matrix.	公司
		1.1.	000: Mapped from channel 1.	
	Internal	US	001: Mapped from channel 2.	
			010: Mapped from channel 3.	
			011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
			[7] Reserved.	
			[6:4] HDMI_CH2_MATRIX.	
			HDMI Audio channel 2 matrix.	•
			000: Mapped from channel 1.	
			001: Mapped from channel 2.	
			010: Mapped from channel 3.	
			011: Mapped from channel 4. 100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 6.	
			111: Mapped from channel 8.	
			[3] Reserved.	
			[2:0] HDMI_CH1_MATRIX.	
			HDMI Audio channel 1 matrix.	
			000: Mapped from channel 1.	•

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			001: Mapped from channel 2.	
			010: Mapped from channel 3.	
			011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
22h	REG2C45	7:0	Default : 0x32	Access : R/W
(2C45h)	HDMI_MATRIX0[15:8]	7:0	See description of '2C44h'.	T
23h	REG2C46	7:0	Default : 0x54	Access : R/W
(2C46h)	HDMI_MATRIX1[7:0]	7:0	0x2C46.	
			[15] Reserved.	
			[14:12] HDMI_CH8_MATRIX.	
	Mstar C	onfi	HDMI Audio channel 8 matrix.	
		_	000: Mapped from channel 1.	. —
	for 深圳	市場	001: Mapped from channel 2. 010: Mapped from channel 3.	/ 1 🗂
	Internal	Use	011: Mapped from channel 4. 100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
			[11] Reserved.	
			[10:8] HDMI_CH7_MATRIX.	
			HDMI Audio channel 7 matrix.	
			000: Mapped from channel 1.	
			001: Mapped from channel 2.	
			010: Mapped from channel 3. 011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
			[7] Reserved.	
			[6:4] HDMI_CH6_MATRIX.	
			HDMI Audio channel 6 matrix.	
			000: Mapped from channel 1.	
			001: Mapped from channel 2.	
			010: Mapped from channel 3.	

VIVALDI   Index	Register (Bank = 2C) Mnemonic		Description	
(Absolute)	мпетопіс	Bit	Description	
			011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
			110: Mapped from channel 7.	
			111: Mapped from channel 8.	
			[3] Reserved.	
			[2:0] HDMI_CH5_MATRIX.	
			HDMI Audio channel 5 matrix.	
			000: Mapped from channel 1.	
			001: Mapped from channel 2.	
			010: Mapped from channel 3.	
			011: Mapped from channel 4.	
			100: Mapped from channel 5.	
			101: Mapped from channel 6.	
	Mstar C	onfi	110: Mapped from channel 7.	
	iviotal C	\(\frac{1}{2} \)	111: Mapped from channel 8.	l. —
23h (2C47h)	REG2C470r 深土	7:0	Default: 0x76 有限	Access : R/W
<u> </u>	HDMI_MATRIX1[15:8]	7:0	See description of '2C46h'.	
24h	REG2C48	<b>7:0</b>	Default : 0x00	Access : R/W
(2C48h)	DOWN_SAMPLE[7:0]	7:0	0x2C48.	
			[7:6] DOWN_SAMPLE_DVB1.	
			Input DVB down sampling rational	0.
			00: Normal (from 1x to 1x).	
			01: Down sample from 2x to 1	lx.
			10: Down sample from 4x to 1	lx.
			11: Reserved.	
			[5:4] DOWN_SAMPLE_I2S.	
			Input I2S down sampling ratio	).
			00: Normal (from 1x to 1x).	
			01: Down sample from 2x to 1	
			10: Down sample from 4x to 1	lx.
			11: Reserved.	
			[3:2] DOWN_SAMPLE_SPDIF.	
			Input SPDIF down sampling ra	atio.
			00: Normal (from 1x to 1x).	
			01: Down sample from 2x to 1	
			10: Down sample from 4x to 1	lx.
			11: Reserved.	
			[1:0] DOWN_SAMPLE_HDMI.	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			Input HDMI down sampling r 00: Normal (from 1x to 1x). 01: Down sample from 2x to 10: Down sample from 4x to 11: Reserved.	1x.
24h	REG2C49	7:0	Default : 0x00	Access : R/W
(2C49h)	DOWN_SAMPLE[15:8]	7:0	See description of '2C48h'.	
28h	REG2C50	7:0	Default : 0x0F	Access : R/W
(2C50h)	DAC_CMP0[7:0]	7:0	0x2C50. Coefficient-0 of the DAC_s co	ompensation filter.
28h	REG2C51	7:0	Default : 0x00	Access : R/W
(2C51h)	DAC_CMP0[15:8]	7:0	See description of '2C50h'.	
29h	REG2C52	7:0	Default: 0xA4	Access : R/W
(2C52h)	DAC_CMP1[7:0][AT C		0x2C52.TIC Coefficient-1 of the DAC s compensation filter.	
29h	REG2C53	7:0	Default : 0xFF	Access : R/W
(2C53h)	DAC_CMP1[15:8] rn a	7:05	See description of '2C52h'.	T
2Ah	REG2C54	7:0	Default : 0x40	Access: R/W
(2C54h)	DAC_CMP2[7:0]	7:0	0x2C54. Coefficient-2 of the DAC_s co	ompensation filter.
2Ah	REG2C55	7:0	Default : 0x7F	Access : R/W
(2C55h)	DAC_CMP2[15:8]	7:0	See description of '2C54h'.	
2Bh	REG2C56	7:0	Default : 0x22	Access : R/W
(2C56h)	ADC_CMP0[7:0]	7:0	0x2C56. Coefficient-0 of the ADC_s co	empensation filter.
2Bh	REG2C57	7:0	Default: 0x00	Access : R/W
(2C57h)	ADC_CMP0[15:8]	7:0	See description of '2C56h'.	
2Ch	REG2C58	7:0	Default : 0xF9	Access : R/W
(2C58h)	ADC_CMP1[7:0]	7:0	0x2C58. Coefficient-1 of the ADC_s co	ompensation filter.
2Ch	REG2C59	7:0	Default : 0xFE	Access : R/W
(2C59h)	ADC_CMP1[15:8]	7:0	See description of '2C58h'.	
2Dh	REG2C5A	7:0	Default : 0x61	Access : R/W
(2C5Ah)	ADC_CMP2[7:0]	7:0	0x2C5A. Coefficient-2 of the ADC_s co	ompensation filter.

VIVALDI	Register (Bank = 2C	)		
Index (Absolute)	Mnemonic	Bit	Description	
2Dh	REG2C5B	7:0	Default : 0x44	Access : R/W
(2C5Bh)	ADC_CMP2[15:8]	7:0	See description of '2C5Ah'.	
2Eh	REG2C5C	7:0	Default : 0x34	Access : R/W
(2C5Ch)	ADC_GAIN[7:0]	7:0	0x2C5C. Pre-scale of the ADC_s decim 2.14).	ation filter (Format: unsigned
2Eh	REG2C5D	7:0	Default : 0x73	Access : R/W
(2C5Dh)	ADC_GAIN[15:8]	7:0	See description of '2C5Ch'.	
2Fh ~ 2Fh	-	7:0	Default : -	Access : -
(2C5Eh ~ 2C5Fh)	-	-	Reserved.	
30h	REG2C60	7:0	Default : 0x00	Access : R/W
(2C60h)	DECODER1_CFG[7:0] CVISTAT C	onfi	0x2C60. [2:0] SEL_DECODER1.	(6 - D)(D4)
	for 深圳		DSP decoder1 clock selection 000: DVB1. 001: DVB1.	(for DVB1).
	Internal	Use	010: SPDIF	
			011: SPDIFx1. 100: HDMI.	
			101: HDMIx1.	
			110: Card Reader.	
			111: SIF.	T
31h	REG2C62	7:0	Default : 0x00	Access : R/W
(2C62h)	DECODER2_CFG[7:0]	7:0	0x2C62. [7:4] Reserved. [3] Bypass mode for AUDIO_S [2:0] SEL_DECODER2. DSP decoder2 clock selection 000: DVB2. 001: DVB2. 010: SPDIF. 011: SPDIFx1. 100: HDMI. 101: HDMIx1. 110: Card Reader. 111: SIF.	(for DVB2).
32h	REG2C64	7:0	Default : 0x00	Access : R/W

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)	Mstar C for 深圳 Internal	_	0x2C64.  [7] Audio Output channel 1 enable setting.  0 = idle (power saving).  1 = enable.  [6] Audio Output channel 1 source clock selection.  0 = normal.  1 = synchronous to codec PLL.  (while codec PLL ref clock is the same as this channel).  [5] Audio Output channel 1 Sampling Rate Converter setting.  0 = normal.  1 = SRC mode.  [4] Audio Output channel 1 over sampling rate setting.  0 = 128 fs.  1 = 256 fs.  [3] Audio Output channel 1 sigma delta modulator enable setting.  0 = idle (power saving)  1 = enable.  [2:0] Audio Output channel 1 source selection.  000 = from DSP decoder1 output.  001 = from DSP decoder2 output.  010 = from Audio ADC.  011 = from SINE GEN.  100 = reserved.  101 = from HDMI (sample stream 1 & 2).	
33h	REG2C66	7:0	Default : 0x00	Access : R/W
(2C66h)	CH2_CFG[7:0]	7:0	Ox2C66.  [7] Audio Output channel 2 enable setting.  0 = idle (power saving).  1 = enable.  [6] Audio Output channel 2 source clock selection.  0 = normal.  1 = synchronous to codec PLL.  (while codec PLL ref clock is the same as this channel).  [5] Audio Output channel 2 Sampling Rate Converter setting.  0 = normal.  1 = SRC mode.  [4] Audio Output channel 2 over sampling rate setting.  0 = 128 fs.	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			1 = 256 fs.	
			[3] Audio Output channel 2 sig	gma delta modulator enable
			setting.	
			0 = idle (power saving).	
			1 = enable.	
			[2:0] Audio Output channel 1 source selection.	
			000 = from DSP decoder1 out	put.
			001 = from DSP decoder2 out	put.
			010 = from Audio ADC.	
			011 = from SINE GEN.	
			100 = reserved.	
			101 = from HDMI (sample stre	eam 1 & 2).
			110 = Reserved.	I
34h	REG2C68	7:0	Default : 0x00	Access : R/W
(2C68h)	CH3_CFG[7:05tar C	Onefi	0x2C68.1	
	c کی الل	<b>→</b> 1=	[7] Audio Output channel 3 en	nable setting.
	for 深圳	巾掮	り声idle (power saving).	
			1 = enable.	
	Internal	USE	[6] Audio Output channel 3 so	urce clock selection.
			0 = normal.	
			1 = synchronous to codec PLL	
			(while codec PLL ref clock is the	•
			0 = normal.	ampling Rate Converter setting.
			1 = SRC mode.	
			[4] Audio Output channel 3 ov	ver campling rate cetting
			0 = 128  fs.	er sampling race security.
			1 = 256  fs.	
			[3] Audio Output channel 3 sign	ama delta modulator enable
			setting.	,
			0 = idle (power saving).	
			1 = enable.	
			[2:0] Audio Output channel 1	source selection.
			000 = from DSP decoder1 out	put.
			001 = from DSP decoder2 out	put.
			010 = from Audio ADC.	
			011 = from SINE GEN.	
			100 = reserved.	
			101 = from HDMI (sample stre	eam 1 & 2).
			110 = Reserved.	

VIVALDI	Register (Bank = 2C	)		
Index (Absolute)	Mnemonic	Bit	Description	
35h	REG2C6A	7:0	Default : 0x00	Access : R/W
(2C6Ah)	Mstar C for 深圳 Internal	7:0 市県 Use	0 = normal. 1 = SRC mode. [4] Audio Output channel 4 ov 0 = 128 fs. 1 = 256 fs. [3] Audio Output channel 4 sig	purce clock selection.  In the same as this channel).  In the same as this channel.  In the same as thi
36h	REG2C6C	7:0	Default : 0x00	Access : R/W
(2C6Ch)	INPUT_REGEN_CFG[7:0]	7:0	Ox2C6C.  [13] Timing_gen genshot selection.  0 = bypass genshot (recommend).  1 = using genshot.  [12:9] Reserved.  [8] Fix SPDIF, I2S & M-Link Extra PCM SRC mode.  0 = disable.  1 = enable (recommend).  [7] HDMI clock auto re-generator function enable.  0 = disable.  1 = enable.  [6] SIF clock auto re-generator function enable.	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			0 = disable.	
			1 = enable.	
			[5] I2S clock auto re-generato	or function enable.
			0 = disable.	
			1 = enable.	ata Carlo a salta
			[4] S/PDIF clock auto re-gene 0 = disable.	rator function enable.
			1 = enable.  1 = enable.  3] DVB clock auto re-generator function enable.  0 = disable.  1 = enable.  [2] SRC mode for SPDIF.  0 = normal.  1 = enable.  [1] SRC mode for 1st I2S encoder.  0 = normal.  1 = enable.  [0] Reserved.	
	Mstar C	onfi		
	for 深圳	市鼎		
36h	REG2C6 phternal	7:0	Default: 0x00	Access : R/W
(2C6Dh)	INPUT_REGEN_CFG[15:8]	7:0	See description of '2C6Ch'.	
38h	REG2C70	7:0	Default : 0x00	Access : RO
(2C70h)	SPARE_R0[7:0]	7:0	0x2C70.	
			[10]: BOND_AUDIO_0: (Dolby	
			[11]: BOND_AUDIO_1: (SRS,	
			[12]: BOND_AUDIO_2: (DivX) [13]: BOND_AUDIO_3: (Reser	
38h	REG2C71	7:0	Default : 0x00	Access : RO
(2C71h)	SPARE_R0[15:8]	7:0	See description of '2C70h'.	Access i No
39h	REG2C72	7:0	Default : 0x00	Access : RO
(2C72h)	SPARE_R1[7:0]	7:0	0x2C72.	Access I No
39h	REG2C73	7:0	Default : 0x00	Access : RO
(2C73h)	SPARE_R1[15:8]	7:0	See description of '2C72h'.	1-10000 1 110
3Ah	REG2C74	7:0	Default : 0x00	Access : R/W
(2C74h)	SPARE_RW0[7:0]	7:0		
			1: Enable.	

VIVALDI	Register (Bank = 2C	)			
Index (Absolute)	Mnemonic	Bit	Description		
			0: Disable.		
			[12]: PCM_1L_ENABLE.		
			1: Enable.		
			0: Disable.		
			[11:8]: PCM_1R_FREQ_SEL.		
			4'h0: 250Hz. 4'h1: 500Hz.		
			4'h2: 1KHz.		
			4'h3: 1.5KHz. 4'h4: 2KHz.		
			4'h5: 3KHz.		
			4'h6: 4KHz.		
			4'h7: 6KHz.		
			4'h8: 8KHz.		
	Matan	£:	4'h9: 12KHz.		
	Mstar C	onti	other: 16KHz.		
	for 深圳	市県	[7:4]: L&R both gain control.    Gain = -6dB*[7:4]		
	Internal	Use	[3:0]: PCM_1L_FREQ_SEL. Reference [11:8].		
3Ah	REG2C75	7:0	Default : 0x00	Access : R/W	
(2C75h)	SPARE_RW0[15:8]	7:0	See description of '2C74h'.		
3Bh	REG2C76	7:0	Default : 0x00	Access : R/W	
(2C76h)	SPARE_RW1[7:0]	7:0	0x2C76.		
			[13]: REG_INV_CLK_AUPLL_I	NV FORDIV.	
			[12]: REG_INV_CLK_AUPLL_F	ORDIV.	
			[11]: REG_INV_CLK_CG_AUPI	ORDIV. .L_DCLK.	
			[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI	ORDIV. .L_DCLK. .L_FBCLK.	
			[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV.	
			[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_AUPLI	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV. FORDIV.	
			[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_AUPLI [4]: REG_ENABLE_CLK_CG_A	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV. FORDIV. JPLL_DCLK.	
3Bh	REG2C77	7:0	[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_AUPLI	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV. FORDIV. JPLL_DCLK.	
3Bh (2C77h)	<b>REG2C77</b> SPARE_RW1[15:8]	<b>7:0</b> 7:0	[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_AUPLI [4]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV. FORDIV. JPLL_DCLK. JPLL_FBCLK.	
			[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_AUPLI [4]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI	ORDIV. .L_DCLK. .L_FBCLK. INV_FORDIV. FORDIV. JPLL_DCLK. JPLL_FBCLK.	
(2C77h)	SPARE_RW1[15:8]	7:0	[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI Default: 0x00  See description of '2C76h'.	ORDIV. L_DCLK. L_FBCLKINV_FORDIVFORDIV. JPLL_DCLK. JPLL_FBCLK.  Access: R/W	
(2C77h) 3Ch	SPARE_RW1[15:8] <b>REG2C78</b>	7:0 <b>7:0</b>	[11]: REG_INV_CLK_CG_AUPI [10]: REG_INV_CLK_CG_AUPI [6]: REG_ENABLE_CLK_AUPLI [5]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI [3]: REG_ENABLE_CLK_CG_AI [5]: REG_ENABLE_CLK_CG_AI [5]: REG_ENABLE_CLK_CG_AI [5]: Default: 0x00	ORDIV. L_DCLK. L_FBCLKINV_FORDIVFORDIV. JPLL_DCLK. JPLL_FBCLK.  Access: R/W	

VIVALDI	Register (Bank = 2C)	)			
Index (Absolute)	Mnemonic	Bit	Description		
3Dh	REG2C7A	7:0	Default : 0x00	Access : R/W	
(2C7Ah)	SPARE_RW3[7:0]	7:0	0x2C7A.		
3Dh	REG2C7B	7:0	Default : 0x00	Access : R/W	
(2C7Bh)	SPARE_RW3[15:8]	7:0	See description of '2C7Ah'.		
3Eh	REG2C7C	7:0	Default : 0x00	Access : R/W	
(2C7Ch)	SPARE_RW4[7:0]	7:0	0x2C7C. [15:0]: GPA_SRC_256_SYNTH	_M[15:0]: num.	
3Eh	REG2C7D	7:0	Default : 0x00	Access : R/W	
(2C7Dh)	SPARE_RW4[15:8]	7:0	See description of '2C7Ch'.		
3Fh	REG2C7E	7:0	Default : 0x00	Access : R/W	
SPARE_RW5[7:0]		7:0	0x2C7E. [15:0]: GPA_SRC_256_SYNTH_N[15:0].		
	Mstar C	onfi	den: Synth_out = synth_in * r (216000*2048/18000)/512 = r	• •	
for 涛		市鼎	(216000*2048/19592)/512 = 44.0996325030625KHz. (216000*2048/27000)/512 = 32KHz.		
	Internal	Use	(216000*1024/54000)/512 =	8KHz.	
3Fh	REG2C7F	7:0	Default : 0x00	Access : R/W	
(2C7Fh)	SPARE_RW5[15:8]	7:0	See description of '2C7Eh'.	Eh'.	
40h	REG2C80	7:0	Default : 0x00	Access : R/W	
(2C80h)	SPDIF_OUT_CS0[7:0]	7:0	0x2C80. S/PDIF Output Channel Status	[0.7] (refer to CD04.4)	
41h	REG2C82	7:0	Default : 0x00	Access: R/W	
(2C82h)	SPDIF OUT CS1[7:0]	7:0	0x2C82.	Access i Ny VV	
. ,	3/ 21/ _00/ _63/[/.0]	7.0	S/PDIF Output Channel Status	[8:15] (refer to CR04.4).	
42h	REG2C84	7:0	Default : 0x00	Access : R/W	
(2C84h)	SPDIF_OUT_CS2[7:0]	7:0	0x2C84.	[16 22] ( 6 : 0224 2)	
42h	DEC2C0C	7.0	S/PDIF Output Channel Status	T i	
43h (2C86h)	REG2C86	7:0	Default : 0x00	Access : R/W	
(	SPDIF_OUT_CS3[7:0]	7:0	0x2C86. S/PDIF Output Channel Status	[24:31] (refer to CR04.4).	
44h	REG2C88	7:0	Default : 0x00	Access : R/W	
(2C88h)	SPDIF_OUT_CS4[7:0]	7:0	0x2C88. S/PDIF Output Channel Status	[32:39] (refer to CR04.4).	
45h	REG2C8A	7:0	Default : 0x00	Access : R/W	

Register (Bank = 2C)	)	
Mnemonic	Bit	Description
	_	0x2C8A. [15] Insert Validity Bit. 0 = disable. 1 = enable. [14] SPDIF source selection. 0 = Data after Sound Effect. 1 = Data before Sound Effect. [13:11] Reserved. [10] Counter reset value selection. 0 = counter value set 0. 1 = counter value set 64 (recommend). [9] Automatically synchronize input and output timing of the S/PDIF encoders. Set to 0 in SRC mode. 0 = disable. 1 = enable (recommend). [8] Automatically synchronize input and output timing of the S/PDIF encoders. Set to 0 in SRC mode. 0 = disable. 1 = enable. [7] Audio Output channel S/PDIF enable setting. 0 = idle (power saving). 1 = enable. [6] Reset S/PDIF output modules. This bit shall be toggled after data or clock is changed for S/PDIF output modules. 0 = normal. 1 = reset (synchronous input Fs and output Fs). [5] Audio Output channel S/PDIF Sampling Rate Converter setting. 0 = normal. 1 = SRC mode. [4] Enable channel status insertion for output S/PDIF module. 0 = disable (refer from S/PDIF / HDMI input channel status). 1 = enable (refer from SPDIF_OUT_CS04). [3] Audio output channel 1/2/3/4 test source selection. 0 = normal (16 bits).
	Memonic  SPDIF_OUT_CFG[7:0]  Mstar C for 深圳	SPDIF_OUT_CFG[7:0] 7:0  Mstar Confi for 深圳市県

VIVALDI Register (Bank = 2C)				
Index (Absolute)	Mnemonic	Bit	Description	
			[2:0] Audio output channel S/PDIF source selection (16/24 bits).  000 = from audio output channel 1.  001 = from audio output channel 2.  010 = from audio output channel 3.  011 = from audio output channel 4.  100 = HDMI bypass.  101 = DVB non-PCM output.  110 = N.A.  111 = N.A.	
45h	REG2C8B	7:0	Default : 0x00	Access : R/W
(2C8Bh)	SPDIF_OUT_CFG[15:8]	7:0	See description of '2C8Ah'.	
46h (2C8Ch)	I2S_OUT1_CFG[7:0] C for 深圳 Internal	7:0 Onfi 市県 Use	output modules.  0 = normal.  1 = reset (synchronous input [13] Automatically synchronized I2S encoders.  Set to 0 in SRC mode.  0 = disable.  1 = enable (recommend).  [12] Counter reset value select 0.  1 = counter value set 0.  1 = counter value set 16 (recommend).  [11] Audio output channel 1/2 0 = normal (16 bits).  1 = from DSP output 24 bit in (only for SEL_I2S_CH[1:0]).  [10] Audio output channel I2S 0 = normal (following SEL_I2S 1 = from HDMI audio link.	rs. data or clock is changed for I2S  Fs and output Fs). e input and output timing of the  ction.  cti

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)	Mstar C for 深圳 Internal	_	01 = from audio output chann 10 = from audio output chann 11 = from audio output chann [7] Automatically synchronize I2S encoders. Set to 0 in SRC mode. 0 = disable. 1 = enable. [6:4] Clock frequency select for (I2S MCLK). 000 = synthesizer 64 Fs. 001 = synthesizer 128 Fs. 010 = synthesizer 256 Fs. 011 = test clock (only for VLS) 100 = PLL 64 Fs. 101 = PLL 128 Fs. 110 = PLL 256 Fs. 111 = PLL 384 Fs. [3] Output I2S interface formation 0 = I2S-justified (standard for 1 = Left-justified. [2:0] Output I2S interface encountries (bit rate). 000 = synthesizer 16 clock cyclor 001 = Reserved. 010 = synthesizer 32 clock cyclor 011 = Reserved. 100 = PLL 16 clock cyclor 101 = PLL 24 clock cyclor 101 = PLL 24 clock cyclor 110 = PLL 32 clock cyclor	el 3. el 4. input and output timing of the  or AUMCKO output pin.  I designer).  at. mat). oder word width. cles per sample word (16 bit). cles per sample word (32 bit). sample word (16 bit). sample word (24 bit).
			111 = Reserved.	
46h (2C8Dh)	REG2C8D I2S_OUT1_CFG[15:8]	<b>7:0</b> 7:0	<b>Default : 0x00</b> See description of '2C8Ch'.	Access : R/W
48h	REG2C90	7:0	Default : 0x0F	Access : R/W
(2C90h)	PAD_CFG[7:0]	7:0	0x2C90. [15:12] Reserved. [12:10] SPDIF PAD output sou 000 = SPDIF output. 001 = I2S SD1 output.	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
	Mstar C for 深圳 Internal	onfi 市県 Use	010 = I2S SD2 output. 011 = I2S SD3 output. 100 = I2S_WCK (bypass mode). 101 = I2S_SD (bypass mode). 110 = Reserved. 111 = Reserved. [9:8] I2S MCLK PAD output so 00 = I2S MCLK output. 01 = I2S SD1 output. 10 = I2S SD2 output. 11 = I2S SD3 output. [7:6] I2S output mux control. 2 = DSD output interface. Others = I2S output interfaces [5:2] Reserved. [1] Output enable for the first 0 = enable. 1 = tri-stated. [0] Output, enable for SPDIFO (S/PDIF Output). 0 = enable.	urce selection.  S.  I2S interface pins.
401	DE02004	7.0	1 = tri-stated.	A
48h (2C91h)	REG2C91	7:0	Default : 0x00	Access : R/W
(203111)	PAD_CFG[15:8]	7:0	See description of '2C90h'.	
49h (2C92h)	MUTE_CFG[7:0]	<b>7:0</b> 7:0	Default: 0x00  0x2C92.  [7:6] Output selection for the 00 = MUTE.  01 = SD_1.  10 = SD_2.  11 = SD_3.  [5:4] Select source for output 00 = from audio DSP channel 01 = from audio DSP channel 10 = from audio DSP channel 11 = from audio DSP channel 12 = from audio DSP channel 13 Reserved.  [2] Mute function setting on A (Audio Mute).	AUMUTE pin (Audio Mute ). 1 mute control. 2 mute control. 3 mute control. 4 mute control.

VIVALDI	Register (Bank = 2C)	)	
Index (Absolute)	Mnemonic	Bit	Description
			<ul> <li>0 = disable.</li> <li>1 = output is active.</li> <li>[1] Configure AUMUTE output polarity.</li> <li>(Audio Mute).</li> <li>0 = active-low for mute.</li> <li>1 = active-high for mute.</li> <li>[0] Output enable for AUMUTE output pin.</li> <li>(Audio Mute).</li> <li>0 = enable.</li> <li>1 = tri-stated.</li> </ul>
4Ah	REG2C94	7:0	Default : 0x00 Access : R/W
(2C94h)	Mstar C for 深圳 Internal	市県	0x2C94.  [7] Enable Audio DSP channel 1 mute from SIF mute. 0 = disable. 1 = enable. [6] Enable Audio DSP channel 1 mute when DSD audio stream received from HDMI receiver. 0 = disable. 1 = enable. [5] Enable Audio DSP channel 1 mute from HDMI (flat sample, decode error, PLL unlock, etc). 0 = disable. 1 = enable. [4] Enable Audio DSP channel 1 mute when AVMUTE signal received from HDMI receiver. 0 = disable. 1 = enable. [3] Enable Audio DSP channel 1 mute when non-PCM audio stream received from HDMI receiver. 0 = disable. 1 = enable. [2] Enable Audio DSP channel 1 mute when SPDIF input decoding error occurs. 0 = disable. 1 = enable. [1] Enable Audio DSP channel 1 mute when non-PCM audio stream received from SPDIF input. 0 = disable. 1 = enable. [1] Enable Audio DSP channel 1 mute when non-PCM audio stream received from SPDIF input. 0 = disable. 1 = enable.

VIVALDI	Register (Bank = 2C	)		
Index (Absolute)	Mnemonic	Bit	Description	
			0 = mute. 1 = normal.	
4Bh	REG2C96	7:0	Default : 0x00	Access : R/W
(2C96h)	Mstar C for 深圳 Internal	_	0x2C96. [7] Enable Audio DSP channel 0 = disable. 1 = enable. [6] Enable Audio DSP channel received from HDMI receiver. 0 = disable. 1 = enable. [5] Enable Audio DSP channel decode error, PLL unlock, etc) 0 = disable. 1 = enable. [4] Enable Audio DSP channel received from HDMI receiver. 0 = disable. 1 = enable. [3] Enable Audio DSP channel stream received from HDMI re 0 = disable. 1 = enable. [2] Enable Audio DSP channel decoding error occurs. 0 = disable. 1 = enable. [1] Enable Audio DSP channel stream received from SPDIF ir 0 = disable. 1 = enable. [1] Enable Audio DSP channel stream received from SPDIF ir 0 = disable. 1 = enable. [1] Enable Audio DSP channel stream received from SPDIF ir 0 = disable. 1 = enable. [0] Enable Audio DSP channel 0 = mute.	2 mute when DSD audio stream 2 from HDMI (flat sample,  2 mute when AVMUTE signal  2 mute when non-PCM audio eceiver.  2 mute when SPDIF input  2 mute when non-PCM audio eceiver.
4Ch	REG2C98	7:0	1 = normal. <b>Default : 0x00</b>	Access : R/W
(2C98h)	MUTE_CTRL3[7:0]	7:0	0x2C98.  [7] Enable Audio DSP channel 0 = disable. 1 = enable.	-

VIVALDI	Register (Bank = 2C)	)	
Index (Absolute)	Mnemonic	Bit	Description
	Mstar C for 深圳 Internal	_	[6] Enable Audio DSP channel 3 mute when DSD audio stream received from HDMI receiver.  0 = disable.  1 = enable.  [5] Enable Audio DSP channel 3 from HDMI (flat sample, decode error, PLL unlock, etc).  0 = disable.  1 = enable.  [4] Enable Audio DSP channel 3 mute when AVMUTE signal received from HDMI receiver.  0 = disable.  1 = enable.  [3] Enable Audio DSP channel 3 mute when non-PCM audio stream received from HDMI receiver.  0 = disable.  1 = enable.  [2] Enable Audio DSP channel 3 mute when SPDIF input decoding error occurs.  0 = disable.  1 = enable.  [1] Enable Audio DSP channel 3 mute when non-PCM audio stream received from SPDIF input.  0 = disable.  1 = enable.  [1] Enable Audio DSP channel 3 mute when non-PCM audio stream received from SPDIF input.  0 = disable.  1 = enable.  [1] Enable Audio DSP channel 3 mute when non-PCM audio stream received from SPDIF input.  0 = disable.  1 = enable.
4Dh	REG2C9A	7:0	Default : 0x00 Access : R/W
(2C9Ah)	MUTE_CTRL4[7:0]	7:0	0x2C9A.  [7] Enable Audio DSP channel 4 mute from SIF mute.  0 = disable.  1 = enable.  [6] Enable Audio DSP channel 4 mute when DSD audio stream received from HDMI receiver.  0 = disable.  1 = enable.  [5] Enable Audio DSP channel 4 from HDMI (flat sample, decode error, PLL unlock, etc).  0 = disable.  1 = enable.

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
	Mstar C for 深圳		[4] Enable Audio DSP channel received from HDMI receiver.  0 = disable.  1 = enable.  [3] Enable Audio DSP channel stream received from HDMI recei	4 mute when non-PCM audio eceiver.  4 mute when SPDIF input  4 mute when non-PCM audio aput.
50h	Internal REG2CA0	<b>USC</b> 7:0	1 = normal. Default : 0xA9	Access : R/W
(2CA0h)	CODEC_SYNTH[7:0]	7:0	0x2CA0.  CODEC synthesizer N.f = 6.10 256fs = 214 / N.f.  EX: MPLL:214MHZ, FS:48K.  CODEC_SYNTH_NF_1 = dec2hex(round(214000000*24) = 16'h45a9.	
50h	REG2CA1	7:0	Default : 0x45	Access : R/W
(2CA1h)	CODEC_SYNTH[15:8]	7:0	See description of '2CA0h'.	
51h	REG2CA2	7:0	Default : 0x00	Access : R/W
(2CA2h)	PLL_REF_CFG[7:0]	7:0	0x2CA2. [6:4] SRC 256FS clock selection 000 = from DSP decoder1 inp 001 = from DSP decoder2 inp 010 = from Audio ADC. 011 = from input S/PDIF inter 100 = from input I2S interface 101 = from HDMI. 110 = from HDMI.	ut. ut. face.

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			111 = from MPLL/15 or AU_PL	L.
			[3] Audio codec PLL reference	
			0 = stop.	
			1 = enable.	
			[2:0] Audio codec PLL referen	ce clock selection.
			000 = from DSP decoder1 inpo	ut.
			001 = from DSP decoder2 inp	ut.
			010 = from Audio ADC.	
			011 = from input S/PDIF inter	face.
			100 = from input I2S interface	<u>.</u>
			101 = from GPA_SRC_256_FS	
			110 = from HDMI.	
			111 = from HDMI.	<del>,</del>
52h	REG2CA4	7:0	Default : 0x00	Access : R/W
(2CA4h)	CLK_CFG0[7:0]tar	07:9fi	0x2CA4.1	
		۰	[15] Audio CLK_150MHZ_ZR_I	
	for 深圳	市場	0 = MPLL /4 (recommend).	公司
			1 = MPLL /8.	
	Internal	USE	[14:13] Audio CLK_256FS_AD	C_IN selection.
			00 = codec synthesizer 128 FS	5.
			01 = codec synthesizer  256  FS	5.
			10 = codec PLL 128 FS.	
			11 = codec PLL 256 FS.	
			[12] Audio CLK_SPDIF_SYNTH	I selection.
			0 = 214 MHz.	
			1 = 107 MHz.	
			[11] Audio CLK_I2S_SYNTH se	election.
			0 = 214 MHz.	
			1 = 107 MHz.	L. alta
			[10] Audio CLK_SIF_SYNTH se	election.
			0 = 214 MHz.	
			1 = 107 MHz.	soloction
			[9] Audio CLK_CODEC_SYNTH 0 = 214 MHz.	Selection.
			0 = 214 MHz. 1 = 107 MHz.	
			[8] Audio CLK_HDMI_SYNTH s	selection
			0 = 214 MHz.	DETECTION:
			1 = 107 MHz.	
			[7:6] Audio SIF FM demodulat	or clack source selection
			00 = MPLL / 4.	or dock source sciection.
			00 - MPLL / 4.	

VIVALDI	Register (Bank = 2C	)		
Index (Absolute)	Mnemonic	Bit	Description	
			01 = MPLL / 2 (recommend).	
			10 = VIF-ADC Clock.	
			11 = SIF-ADC Clock.	
			[3] Audio SIF channel relative	clock enable setting.
			0 = idle (power saving).	
			1 = enable.	ala attia ia
			[2] Audio HDMI ACR engine set 0 = normal mode.	election.
			1 = test mode (CTS_N digital	synthesizer)
			[5:4] [1:0] Audio codec PLL di	
			0000 = divide by 1.	
			0001 = divide by 2.	
			0010 = divide by 3.	
	Mstar C	onfi	0011 = divide by 4. 01xx = divide by 5.	
	for 深圳	市鼎	10xx = divide by 16. 11xx = divide by 17.	公司
52h	REG2CA5nternal	7:05	Default: 0x00	Access : R/W
(2CA5h)	CLK_CFG0[15:8]	7:0	See description of '2CA4h'.	
53h	REG2CA6	7:0	Default : 0x00	Access : R/W
(2CA6h)	CLK_CFG1[7:0]	7:0	0x2CA6.	
			[15] Audio CLK_MCLK_I2S_EN	ICODER invert setting.
			0 = normal.	
			1 = invert.	NED invest setting
			[14] Audio CLK_SPDIF_ENCO	
I			= =	DER Invert Setting.
			0 = normal.	DER invert setting.
			0 = normal. 1 = invert.	·
			0 = normal.	
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOL	
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOI 0 = normal.	DER invert setting.
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOLO 0 = normal. 1 = invert. [12] Audio CLK_SPDIF_SYNTHO 0 = normal.	DER invert setting.
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOLO 0 = normal. 1 = invert. [12] Audio CLK_SPDIF_SYNTH 0 = normal. 1 = invert.	DER invert setting. I invert setting.
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOL 0 = normal. 1 = invert. [12] Audio CLK_SPDIF_SYNTH 0 = normal. 1 = invert. [11] Audio CLK_I2S_SYNTH in	DER invert setting. I invert setting.
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOLO 0 = normal. 1 = invert. [12] Audio CLK_SPDIF_SYNTH 0 = normal. 1 = invert. [11] Audio CLK_I2S_SYNTH in 0 = normal.	DER invert setting. I invert setting.
			0 = normal. 1 = invert. [13] Audio CLK_SPDIF_DECOL 0 = normal. 1 = invert. [12] Audio CLK_SPDIF_SYNTH 0 = normal. 1 = invert. [11] Audio CLK_I2S_SYNTH in	DER invert setting.  I invert setting.  vert setting.

VIVALDI	Register (Bank = 2C	)		
Index (Absolute)	Mnemonic	Bit	Description	
			1 = invert. [9] Audio CLK_CODEC_SYNTH 0 = normal.	I invert setting.
			1 = invert. [8] Audio CLK_HDMI_SYNTH i 0 = normal.	nvert setting.
			1 = invert. [7] Audio CLK_SIF_ADC_R2B i 0 = normal.	invert setting.
			1 = invert. [6] Audio CLK_SIF_ADC_R2B_ 0 = normal.	FIFO invert setting.
	Mstar C	onfi	1 = invert. [5] Audio CLK_SIF_ADC_CIC in the control of the contr	nvert setting.
	for 深圳		1 = invert.  [4] Audio CLK_DSP_230 invert  0 = normal.	setting.
	Internal	Use	1 = invert. [3] Audio CLK_HDMI_DECODE 0 = normal.	ER invert setting.
			1 = invert. [2] Audio CLK_64FS_HDMI_DS 0 = normal.	SD invert setting.
			1 = invert. [1] Audio CLK_BCLK_I2S_DEC 0 = normal.	ODER invert setting.
			1 = invert. [0] Audio CLK_BCLK_I2S_ENC 0 = normal. 1 = invert.	ODER invert setting.
53h	REG2CA7	7:0	Default : 0x00	Access : R/W
(2CA7h)	CLK_CFG1[15:8]	7:0	See description of '2CA6h'.	
54h	REG2CA8	7:0	Default : 0x00	Access : R/W
(2CA8h)	CLK_CFG2[7:0]	7:0	0x2CA8. [15] Audio CLK_256FS_CH4_C 0 = normal. 1 = invert.	OUT invert setting.
			[14] Audio CLK_256FS_CH3_C	OUT invert setting.

VIVALDI	Register (Bank = 2C)	)	
Index (Absolute)	Mnemonic	Bit	Description
(Absolute)	Mstar C for 深圳 Internal		0 = normal. 1 = invert. [13] Audio CLK_256FS_CH2_OUT invert setting. 0 = normal. 1 = invert. [12] Audio CLK_256FS_CH1_OUT invert setting. 0 = normal. 1 = invert. [11] Audio CLK_214M_I2S_SRC invert setting. 0 = normal. 1 = invert. [10] Audio CLK_214M_SPDIF_SRC invert setting. 0 = normal. 1 = invert. [19] Audio CLK_256FS_ADC_IN invert setting. 0 = normal. 1 = invert. [18] Audio CLK_CODEC_PLL_REF invert setting. 0 = normal. 1 = invert. [7] Audio CLK_256FS_CH4_IN invert setting. 0 = normal. 1 = invert. [6] Audio CLK_256FS_CH3_IN invert setting. 0 = normal. 1 = invert. [5] Audio CLK_256FS_CH2_IN invert setting. 0 = normal. 1 = invert. [4] Audio CLK_256FS_CH1_IN invert setting. 0 = normal. 1 = invert. [4] Audio CLK_256FS_CH1_IN invert setting. 0 = normal. 1 = invert. [5] Audio CLK_214M_CH4_SRC invert setting. 0 = normal. 1 = invert. [2] Audio CLK_214M_CH3_SRC invert setting. 0 = normal. 1 = invert.
			0 = normal. 1 = invert.
			[1] Audio CLK_214M_CH2_SRC invert setting. 0 = normal.

Index (Absolute)	Mnemonic	Bit	Description	
			1 = invert. [0] Audio CLK_214M_CH1_SR 0 = normal. 1 = invert.	C invert setting.
54h	REG2CA9	7:0	Default : 0x00	Access : R/W
(2CA9h)	CLK_CFG2[15:8]	7:0	See description of '2CA8h'.	
55h	REG2CAA	7:0	Default : 0x00	Access : R/W
(2CAAh)	Mstar C for 深圳 Internal	市鼎	0x2CAA.  [15] Audio CLK_DSP_230 ena 0 = idle (power saving). 1 = enable.  [14] Audio CLK_HDMI_DECOD 0 = idle (power saving). 1 = enable.  [13] Audio CLK_64FS_HDMI_I 0 = idle (power saving). 1 = enable.  [12] Audio CLK_BCLK_I2S_DE 0 = idle (power saving). 1 = enable.  [11] Audio CLK_150MHZ_ZR_ 0 = idle (power saving). 1 = enable.  [10] Audio CLK_256FS_ADC_I 0 = idle (power saving). 1 = enable.  [9] Reserved.  [8] Audio test clock enable se 0 = idle (power saving). 1 = enable.  [7] Audio CLK_ICE_DSP_230 of the component of the co	ble setting.  DER enable setting.  DSD enable setting.  ECODER enable setting.  MAC enable setting.  IN enable setting.
			<ul> <li>[6] Reserved.</li> <li>[5] Audio CLK_SPDIF_DECOD</li> <li>0 = idle (power saving).</li> <li>1 = enable.</li> <li>[4] Audio CLK_SPDIF_SYNTH</li> <li>0 = idle (power saving).</li> </ul>	

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			1 = enable.	
			[3] Audio CLK_I2S_SYNTH en	able setting.
			0 = idle (power saving).	
			1 = enable.	
			[2] Audio CLK_SIF_SYNTH ena	able setting.
			0 = idle (power saving).	
			1 = enable.	
			[1] Audio CLK_CODEC_SYNTH	l enable setting.
			0 = idle (power saving).	
			1 = enable.	
			[0] Audio CLK_HDMI_SYNTH	enable setting.
			0 = idle (power saving).	
55h	REG2CAB	7.0	1 = enable.	Acces : D/W
(2CABh)	CLK_CFG3[15:8] ar	7:0	Default: 0x00 See description of '2CAAh'.	Access : R/W
56h	REG2CAC	<u>-7:0</u>	Default: 0x00	Access : R/W
(2CACh)	tor · 空 till		<del>                                    </del>	Access . K/ W
(Leneil)	CLK_CFG4[7:0]	7:0	0x2CAC. TIP PIX 2	tom source colection
	Internal	Use	[15] Audio CH4 SRC clock syst $0 = \text{analog codec PLL}$ .	tem source selection.
			1 = PLL reference.	
			[14] Audio 768fs clock system	source selection.
			0 = analog codec PLL.	
			1 = digital 768fs synthesizer.	
			[13] Audio DAC CH1~3 SRC cl	lock 256fs selection.
			0 = from 768fs clock system.	
			1 = from MPLL/15.	VNITH coloction
			[12] Audio CLK_768FS_PLL_S <sup>*</sup> 0 = 214 MHz.	TIVI II Selection.
			1 = 107 MHz.	
			[11] Audio CLK_DVB_FIX_SYN	JTH selection
			0 = 214  MHz.	The selection.
			1 = 107 MHz.	
			[10] Audio CLK_DVB_SYNC_S	YNTH selection.
			0 = 214 MHz.	
			1 = 107 MHz.	
			[9] Audio CLK_27MHZ_DVB_R	EF source selection.
			0 = 27 MHz.	
			1 = 13.5 MHz.	
			[8] Audio DVB clock source se	election.

VIVALDI	Register (Bank = 2C)	)	
Index (Absolute)	Mnemonic	Bit	Description
	Mstar C	onfi	<ul> <li>0 = sync mode (following system clock).</li> <li>1 = fix mode (DSP N.f mode).</li> <li>[7] Reserved.</li> <li>[6] Audio CLK_CARD_READER_SYNTH selection.</li> <li>0 = 214 MHz.</li> <li>1 = 107 MHz.</li> <li>[5] Audio CLK_CLK_CARD_READER_SYNTH invert setting.</li> <li>0 = normal.</li> <li>1 = invert.</li> <li>[4] Audio CLK_CARD_READER_SYNTH enable setting.</li> <li>0 = idle (power saving).</li> <li>1 = enable.</li> <li>[3] Audio DAC output SRC clock source selection.</li> <li>0 = select codec PLL output clock 256 fs.</li> <li>1 = select codec PLL reference clock 256 fs.</li> </ul>
56h	REG2CAD r 文字十川	7:0	[2:0] Reserved.  Default: 0x00 Access: R/W
(2CADh)	CLK_CFG4[15:8]	7:0	See description of '2CACh'.
57h	REG2CAENTERNA	4.66	Default: 0x00 Access : R/W
(2CAEh)	CLK_CFG5[7:0]	7:0	0x2CAE.  [15] Enable external clock.  0 = disable.  1 = enable.  [14] Audio CLK_14318KHZ_FREE enable setting.  0 = idle (power saving).  1 = enable.  [13] Reserved.  [12] Audio CLK_ALL_768FS_SYNTH enable setting.  0 = idle (power saving).  1 = enable.  [11] Audio CLK_214MHZ_DVB_FIX_SYNTH enable setting.  0 = idle (power saving).  1 = enable.  [10] K118 CLK_ALL_DVB_SYNC_SYNTH enable setting.  (214 Mhz / 256 fs feedback / 270 Mhz).  0 = idle (power saving).  1 = enable.  [9] Audio CLK_256FS_DVB_TIMING_GEN enable setting.  (Audio CLK_DSP_DECODER1_TIMING_GEN enable setting).

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
	Mstar C for 深圳 Internal	onfi 市県 Use	0 = idle (power saving). 1 = enable. [7] Audio INV_CLK_185MHZ_0 0 = normal. 1 = invert. [6] Audio CLK_768FS_PLL_SY 0 = normal. 1 = invert.	TIMING_GEN enable setting).  CORDIC invert setting.  NTH invert setting.  NON_PCM_TRUE invert setting.  (NC_SYNTH_TRUE invert  FIX_SYNTH invert setting.  SYNC_SYNTH invert setting.  MING_GEN invert setting.  MING_GEN invert setting.
57h	REG2CAF	7:0	Default : 0x00	Access : R/W
(2CAFh)	CLK_CFG5[15:8]	7:0	See description of '2CAEh'.	
58h	REG2CB0	7:0	Default : 0x00	Access : R/W
(2CB0h)	CLK_CFG6[7:0]	7:0	0x2CB0. [15:14] Reserved. [13] Audio CLK_185MHZ_COR	DIC source selection.

Register (Bank = 2C)	)	
Mnemonic	Bit	Description
for 深圳	市鼎	0 = MPLL 144MHz. 1 = MPLL 72MHz. [12] Reserved. [11:10] Audio SIF DSP 216 clock source selection. 00 = MPLL 172MHz. 01 = MIU 200MHz. 10 = UTMI 192MHz. 11 = MPLL 216MHz. [9:8] Audio SRC_FIX_XTAL_CH4 source selection. 00 = Codec PLL (SEL_SRC_SOURCE_SYNTH_CH4 = 0 ). 07 Codec PLL ref. (SEL_SRC_SOURCE_SYNTH_CH4 =1). 01 = MPLL /15. 10 = SYNTH_DVB_FIX_256_FS. 11 = SYNTH_GARD_READER_256_FS. 12 = SYNTH_Z ADC_CIC_Z. 13 = CLK_150MHZ_SIF_ADC_CIC_Z. 13 = CLK_150MHZ_SIF_ADC_CIC_Z. 14 = CLK_150MHZ_ZR_MAC_GATE_Z. 15 = CLK_150MHZ_ZR_MAC_GATE_Z. 16 = CLK_125MHZ_ZR_MAC_FREE_Z. 16 = CLK_125MHZ_ZR_MAC_FREE_Z. 17 = CLK_125MHZ_ZR_MAC_FREE_Z. 18 = CLK_125MHZ_ZR_MAC_FREE_Z. 18 = CLK_125MHZ_ZR_MAC_FREE_Z. 18 = CLK_125MHZ_SPDIF_DECODER_Z. 18 = CLK_125MHZ_SPDIF_DECODER_Z. 19 = CLK_124MHZ_SPDIF_SYNTH_Z. 10 = CLK_214MHZ_SIF_SYNTH_Z. 10 = CLK_214MHZ_SIF_SYNTH_Z. 10 = CLK_256FS_CHANNEL_1_IN_Z. 11 = CLK_256FS_CHANNEL_1_IN_Z. 11 = CLK_256FS_CHANNEL_2_IN_Z.
	Mstar C for 深圳	Memonic Bit  Matar Confi for 深圳市県 Internal Use

VIVALDI Register (Bank = 2C)			
Index (Absolute)	Mnemonic	Bit	Description
			13h = CLK_256FS_CHANNEL_4_IN_Z.
			14h = CLK_214MHZ_CHANNEL_1_SRC_Z.
			15h = CLK_214MHZ_CHANNEL_2_SRC_Z.
			16h = CLK_214MHZ_CHANNEL_3_SRC_Z.
			17h = CLK_214MHZ_CHANNEL_4_SRC_Z.
			18h = CLK_256FS_CHANNEL_1_OUT_Z.
			19h = CLK_256FS_CHANNEL_2_OUT_Z.
			1Ah = CLK_256FS_CHANNEL_3_OUT_Z.
			1Bh = CLK_256FS_CHANNEL_4_OUT_Z.
			1Ch = CLK_256FS_ADC_IN_Z.
			1Dh = CLK_256FS_REF_CODEC_PLL_Z.
			1Eh = CLK_128FS_HDMI_Z.
			1Fh = CLK_100MHZ_BIU_WR9_GATE_Z.
			20h = CLK_100MHZ_FREE_Z.
	Motor	oof	21h = CLK_214MHZ_CHANNEL_I2S_SRC_Z.
	Mstar C	OHII	22h = CLK_214MHZ_CHANNEL_SPDIF_SRC_Z.
	for 深圳	市県	23h = CLK_214MHZ_HDMI_SYNTH_Z. 24h = CLK_64FS_HDMI_DSD_Z.
	Internal	Use	25h = CLK_128FS_HDMI_TRUE_Z. 26h = CLK_128FS_SPDIF_DECODER_TRUE_Z.
			27h = CLK_256FS_PCM_DELAY_Z.
			28h = CLK_FM_DEMODULATOR_Z.
			29h = CLK_BCLK_I2S_OUT2_ENCODER_Z.
			2Ah = CLK_MCLK_I2S_OUT2_ENCODER_Z.
			2Bh = CLK_214MHZ_CHANNEL_I2S_OUT2_SRC_Z.
			2Ch = CLK_214MHZ_DVB_FIX_SYNTH_Z.
			2DH = CLK_214MHZ_DVB_SYNC_SYNTH_Z.
			2EH = CLK_256FS_DVB_SYNC_SYNTH_TRUE_Z.
			2FH = CLK 256FS DVB TIMING GEN Z.
			30H = CLK 256FS SIF TIMING GEN Z.
			31H = CLK_256FS_CHANNEL_2_OUT_DAC_X1_Z.
			32H = CLK_128FS_SPDIF_NON_PCM_TRUE_Z.
			33h = CLK 270MHZ DVB REF Z.
			34h = CLK 14318KHZ FREE Z.
			35h = CLK_214MHZ_768FS_PLL_SYNTH_Z.
			36h = CLK_768FS_SYNTH_FEED_BACK_256_FS_DIV6_Z.
			37h = CLK_768FS_PLL_REF_128_Z.
			38h = CLK_128FS_CTS_N_SYNTH_FEED_BACK_Z.
			39h = CLK_214MHZ_CARD_READER_FIX_SYNTH_Z.
			3Ah = N.A.

VIVALDI	Register (Bank = 2C	)			
Index (Absolute)	Mnemonic	Bit	Description		
			3Bh = N.A.		
			3Ch = N.A.		
			3Dh = N.A.		
			3Eh = N.A.		
			3Fh = N.A.	T	
58h	REG2CB1	7:0	Default : 0x00	Access : R/W	
(2CB1h)	CLK_CFG6[15:8]	7:0	See description of '2CB0h'.		
59h	REG2CB2	7:0	Default : 0x00	Access : R/W	
(2CB2h)	SYNTH_EXPANDER[7:0]	7:0	0x2CB2.		
			[7] Lock current frequency of	[7] Lock current frequency of I2S synthesizer.	
			0 = normal.		
			1 = lock current frequency.		
			[6] CARD_READER 256 fs synthesizer clock pulse expander.		
	Mstar C	onfi	0 = normal (1T width).		
		_	1 = expander (2T width).	rt clade hulco ovnandor	
	for 深圳	市場	[5] DVB_FIX 256 fs synthesizer clock pulse expander.  0 = normal (1T width).  1 = expander (2T width).  [4] DVB_SYNC 256 fs synthesizer clock pulse expander.		
	Internal	Use			
			0 = normal (1T width).		
			1 = expander (2T width).		
			[3] Band width of I2S synthes	zer.	
			0 = low band width.		
			1 = high band width. [2] S/PDIF 256 fs synthesizer	dodenulas ovnandar	
			0 = normal (1T width).	ciock puise expander.	
			1 = expander (2T width).		
			[1] CODEC 256 fs synthesizer	clock pulse expander.	
			0 = normal (1T width).		
			1 = expander (2T width).		
			[0] Band width of SIF 32k syn	thesizer.	
			0 = low band width.		
			1 = high band width.	<u> </u>	
5Ah	REG2CB4	7:0	Default : 0x00	Access : R/W	
(2CB4h)	SYNTH_768_CONFIG_0[7:0]	7:0	7:0 0x2CB4.  Synthesizer 768 fs PDF frequency setting.  X=M=N.		
5Ah	REG2CB5	7:0	Default : 0x00	Access : R/W	
JAII	REGZCDS	7:0	Delault . UXUU	ACCESS . K/ W	

VIVALDI	VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description			
	SYNTH_768_CONFIG_0[1 5:8]	7:0	See description of '2CB4h'.			
5Bh	REG2CB6	7:0	Default : 0x00	Access: R/W		
(2CB6h)	SYNTH_768_CONFIG_1[7:0]	7:0	0x2CB6. [7:3] Reserved. [2] Lock current frequency of SYNTH_768 synthesizer. 0 = normal. 1 = lock current frequency. [1] Audio SYNTH_768 synthesizer Cs gain selection. 0 = normal. 1 = enhancement (smaller Cs). [0] Audio SYNTH_768 synthesizer Cp gain selection. 0 = normal. 1 = enhancement (smaller Cp).			
5Ch	REG2CB8/ISTAT C	Onti	Default: 0x00	Access : RO		
(2CB8h)	STATUS SYNTH 768 FRE Q[7:0] Internal	市県 Use	0x2CB8.  [15] Audio SYNTH_768 input signal detect.  0 = signal detected.  1 = no signal input.  [14:0] Audio SYNTH_768 Frequency value.			
5Ch	REG2CB9	7:0	Default : 0x00	Access : RO		
(2CB9h)	STATUS_SYNTH_768_FRE Q[15:8]	7:0	See description of '2CB8h'.			
5Fh	REG2CBE	7:0	Default : 0x00	Access : R/W		
(2CBEh)	TMXCTRL[7:0]	7:0	0x2CBE. Internal debug port selection (refer to TEST MUX detail des	` '		
61h ~ 62h	-	7:0	Default : -	Access : -		
(2CC2h ~ 2CC5h)	-	-	Reserved.	•		
66h ~ 66h	-	7:0	Default : -	Access : -		
(2CCCh ~ 2CCDh)	-	-	Reserved.			
6Ch ∼ 6Ch	-	7:0	Default : -	Access : -		
(2CD8h ~ 2CD9h)	-	-	Reserved.			
6Eh ~ 6Eh		7:0	Default : -	Access : -		

VIVALDI	VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description			
	-	-	Reserved.			
70h	REG2CE0	7:0	Default : 0x00	Access : R/W		
(2CE0h)	CODEC_CFG0[7:0]	7:0	0x2CE0. [15:4] Reserved.			
70h	REG2CE1	7:0	Default : 0x00	Access : R/W		
(2CE1h)	CODEC_CFG0[15:8]	7:0	See description of '2CE0h'.			
71h	REG2CE2	7:0	Default : 0x40	Access : R/W		
(2CE2h)	Mstar C for 深圳 Internal	市鼎	0x2CE2. [15:14] Line-Out (AA) OPamp 00 = 20uA. 01 = 15uA. 10 = 30uA. 11 = 25uA. [13:12] ADC Input Mixer (Anti Current: 00 = 20uA. 01 = 15uA. 11 = 25uA. [11:10] ADC Integrator OPam 00 = 20uA. 01 = 15uA. 10 = 30uA. 11 = 25uA. [9:8] Audio DAC OPamp Bias of the state o	p Bias Current.  Current.  Generator OPamp Bias Control.		

VIVALDI Register (Bank = 2C)				
Index (Absolute)	Mnemonic	Bit	Description	
			11 = 25uA. [3:2] Audio ADC Output Duty Cycle Test. 00 = Select AVSS. 01 = Select AVSS. 10 = Select Left Channel ADC Output. 11 = Select Right Channel ADC Output. [1] Reserved. [0] Reset FF 16 in DAC. 0 = Normal Function. 1 = Reset.	
71h (2CE3h)	REG2CE3	7:0	Default : 0x00	Access : R/W
72h	CODEC_CFG1[15:8]  REG2CE4	7:0 <b>7:0</b>	See description of '2CE2h'. <b>Default : 0xA0</b>	Access : R/W
(2CE4h)	CODEC_CFG2[7:0] IVISTAT C for 深圳 Internal	onfi 市県 Use	0x2CE4. [15] Power Down Right Chann 0 = normal. 1 = power down. [14] Power Down Left Channe 0 = normal. 1 = power down. [13] Power Down Audio ADC i 0 = normal. 1 = Power Down. [12] Select Audio ADC Input Council Co	nel ADC.  ADC.  Input Clock.  Clock Source.  O VSYNC_0).  unit = inverter buffer 70ps).

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
			01 = 0.225 pF. 10 = 0.270 pF. 11 = 0.345 pF. [5:4] Audio SDMADC Right Channel Internal Feedback Coefficient. 00 = 0.300 pF. 01 = 0.225 pF. 10 = 0.270 pF. 11 = 0.345 pF. [3:0] Reserved.	
72h (2CE5h)	REG2CE5	7:0	Default : 0xE0	Access : R/W
73h	CODEC_CFG2[15:8]  REG2CE6	7:0 <b>7:0</b>	See description of '2CE4h'. <b>Default : 0x80</b>	Access : R/W
(2CE6h)	CODEC_CFG3[7:0] Con 深圳 Internal	onfi 市鼎	0x2CE6. [15] DE_POP Line-Out[0] Amp 0 = normal. 1 = mute. [14:11] Audio Line-Out[0] (AA 0000 = Line-in [0]. 0001 = Line-in [1]. 0010 = Line-in [2]. 0011 = Line-in [3]. 0100 = MONOIN. 0101 = AVSS. 0110 = DACL1 & DACR1 out. 0111 = DACL0 & DACR0 out. 1000 = DACL2 & DACR2 out. 1001 = DACL3 & DACR3 out. 1010 = AVSS. 1011 = AVSS. 1101 = AVSS. Others = N.A. [10:9] Audio Line-Out[0] (AA_00 = 0 dB. 01 = -3 dB. 10 = -6 dB. 11 = +3 dB.	Diffier Control (feedback R = 0).  (A_0) Input Source Selection.  (D) Gain Control.  (D) Gain Control.

VIVALDI	Register (Bank = 2C)	)		
Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)	Mstar C for 深圳 Internal	_	1 = Mute Anti alias Filter OPar [7] Power Down Audio ADC in OPamp. 0 = normal. 1 = Power Down. [6:3] Audio ADC Input Mixer S 0000 => Line-in[0]. 0001 => Line-in[1]. 0010 => Line-in[2]. 0011 => Line-in[3]. 0100 => MONOIN. 0101 => AVSS. 0110 => DAL1 & DAR1. 0111 => DAL0 & DAR2. 1001	Source Selection.  2 & right (AA0). 2 & right (AA1).
73h	REG2CE7	7:0	110 = +12 dB. <b>Default : 0x28</b>	Access : R/W
(2CE7h)	CODEC_CFG3[15:8]	7:0	See description of '2CE6h'.	1
74h	REG2CE8	7:0	Default : 0x00	Access : R/W
(2CE8h)	CODEC_CFG4[7:0]	7:0	0 0x2CE8. [15] DE_POP Line-Out[1] (AA_1).  Amplifier Control (feedback R = 0). 0 = normal. 1 = mute. [14:11] Audio Line-Out[1] (AA_1) Input Source Selection 0000 = Line-in [0].	

	)	
Mnemonic	Bit	Description
for 深圳	市県	0001 = Line-in [1]. 0010 = Line-in [2]. 0011 = Line-in [3]. 0100 = MONOIN. 0101 = AVSS. 0110 = DACL1 & DACR1 out. 0111 = DACL0 & DACR0 out. 1000 = DACL2 & DACR2 out. 1001 = DACL3 & DACR3 out. 1010 = AVSS. 1101 = AVSS. 1101 = Line-Out[0] left & right (AA0). 1101 = Line-Out[1] left & right (AA1). Others = N.A. [10:9] Audio Line-Out[1] (AA_1) Gain Control. 00 = 0 dB.  01 = 1-3 dB. 10 = 1-6 dB. 11 = +3 dB. [8] Reserved. [7] Audio Line-Out[0] (AA_0) Right Channel Amplifier Driving Strength. 0 = normal. 1 = Reduce to 1%. [6] Audio Line-Out[0] (AA_0) Left Channel Amplifier Driving Strength. 0 = normal. 1 = Reduce to 1%. [5] Audio Line-Out[0] (AA_0) Right Channel Amplifier Driving Strength. 0 = normal. 1 = Reduce to 1%. [5] Audio Line-Out[0] (AA_0) Left Channel Amplifier Low Power Mode. 0 = normal. 1 = Low Power Mode (50% Bias Current). [4] Audio Line-Out[0] (AA_0) Left Channel Amplifier Low Power Mode. 0 = normal. 1 = Low Power Mode (50% Bias Current). [4] Audio Line-Out[0] (AA_0) Left Channel Amplifier Low Power Mode. 0 = normal. 1 = Low Power Mode (50% Bias Current). [5] Reserved. [7] Disable DAC[2] Re-latch Clock.
	Mstar C for 深圳	Mstar Confi for 深圳市県 Internal Use

VIVALDI Register (Bank = 2C)				
Index (Absolute)	Mnemonic	Bit	Description	
			[1] Disable DAC[0] Re-latch Clock.  0 = Normal.  1 = Clock Disabled.  [0] Disable DAC[1] Re-latch Clock.  0 = Normal.  1 = Clock Disabled.	
74h	REG2CE9	7:0	Default : 0x28	Access : R/W
(2CE9h)	CODEC_CFG4[15:8]	7:0	See description of '2CE8h'.	
75h	REG2CEA	7:0	Default : 0x00	Access : R/W
(2CEAh)	Mstar C for 深圳 Internal	_	0 = normal.  1 = Reduce to 1%.  [13] Audio DAC Left Channel[ 0 = normal.  1 = low power mode (50%).  [12] Audio DAC Left Channel[ 0 = normal.  1 = Reduce to 1%.  [11] Reset DAC[3] Re-latch F 0 = Normal.  1 = Reset (.OR. Gated with DSP).  [10] Reset DAC[2] Re-latch F 0 = Normal.  1 = Reset (.OR. Gated with DSP).  [9] Reset DAC[0] Re-latch Flip 0 = Normal.  1 = Reset (.OR. Gated with DSP).  [8] Reset DAC[1] Re-latch Flip 0 = Normal.  1 = Reset (.OR. Gated with DSP).  [8] Reset DAC[1] Re-latch Flip 0 = Normal.  1 = Reset (.OR. Gated with DSP).	el[1] Amplifier Driving Strength.  1] low power mode.  [1] Amplifier Driving Strength.  lip-flip.  p-flip.

VIVALDI Register (Bank = 2C)				
Index (Absolute)	Mnemonic	Bit	Description	
	Mstar C for 深圳 Internal	_	Strength.  0 = normal.  1 = Reduce to 1%.  [6] Audio Line-Out[1] (AA_1)  Strength.  0 = normal.  1 = Reduce to 1%.  [5] Audio Line-Out[1] (AA_1)  Power Mode.  0 = normal.  1 = Low Power Mode (50% Biteropy Biter	Right Channel Amplifier Low  ias Current).  left Channel Amplifier Low  ias Current).  A_1) (Input Floating).  ias Current).  A_1) (Input Floating).  ut[1] (AA_1).
75h	REG2CEB	7:0	Gated with DSP).  Default: 0x00	Access : R/W
(2CEBh)	CODEC_CFG5[15:8]	7:0	See description of '2CEAh'.	ACCESS . R/ W
76h	REG2CEC	7:0	Default : 0x00	Access : R/W
(2CECh)	CODEC_CFG6[7:0]	7:0	0x2CEC. [15] Audio DAC Right Channel[0] low power mode. 0 = normal. 1 = low power mode (50%). [14] Audio DAC Right Channel[0] Amplifier Driving Strength 0 = normal. 1 = Reduce to 1%.	

VIVALDI	VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description			
			[13] Power Down Audio DAC Right Channel[1] L Driving OPamp.			
			0 = power on.			
			1 = power down (.OR.			
			Gated with DSP).			
			[12] Power Down Audio DAC Right Channel[1] L Vref OPamp. 0 = power on.			
			1 = power down (.OR.			
			Gated with DSP).			
			[11] Audio DAC Left Channel[0] low power mode.			
			0 = normal.			
			1 = low power mode (50%).			
			[10] Audio DAC Left Channel[0] Amplifier Driving Strength.			
			0 = normal.			
	Mstar C	onf	1 = Reduce to 1%. [9] Power Down Audio DAC Channel[0] Driving OPamp.			
	for 深圳	市県	0 power on line power down (.OR. 限公司			
	Internal	Use	Gated with DSP). [8] Power Down Audio DAC Channel[0] Vref OPamp.			
			0 = power on.			
			1 = power down (.OR.			
			Gated with DSP).			
			[7:6] Reserved. [5] Power Down Audio DAC Channel[1] R Driving OPamp.			
			0 = power on.			
			1 = power down (.OR.			
			Gated with DSP).			
			[4] Power Down Audio DAC Channel[1] R Vref OPamp.			
			0 = power on.			
			1 = power down (.OR.			
			Gated with DSP).			
			[3] Audio DAC Data Latching Mode Select.			
			0 = negative edge select.			
			1 = positive edge select.			
			[2] Power Down Audio DAC Reference Current Generator.			
			0 = power on.			
			1 = power down (.OR.			
			Gated with DSP). [1] Audio DAC Reference Current Test Mode.			

	Register (Bank = 2C		D	
Index (Absolute)	Mnemonic	Bit	Description	
			0 = normal.	
			1 = Bypass test current to PA	D (SOG_[1:0] = Test [1:0] ).
			[0] Reserved.	1
76h	REG2CED	7:0	Default : 0x00	Access : R/W
(2CEDh)	CODEC_CFG6[15:8]	7:0	See description of '2CECh'.	
77h	REG2CEE	7:0	Default : 0x00	Access : R/W
(2CEEh)	CODEC_CFG7[7:0]	7:0	0x2CEE.	
			[15] Audio DAC Right Channel	[3] low power mode.
			0 = normal.	
			1 = low power mode (50%).	
				[3] Amplifier Driving Strength.
			0 = normal.	
			1 = Reduce to 1%.	
	Mstar C	onfi	J. 3p.	
	for 深圳	市鼎		
	Internal	Use	Gated with DSP). [12] Power Down Audio DAC F	Right Channel[3] L Vref OPamp.
			0 = power on.	
			1 = power down (.OR.	
			Gated with DSP).	
			[11] Audio DAC Left Channel[	3] low power mode.
			0 = normal.	
			1 = low power mode (50%).	2] Amplifian Driving Ctronath
			[10] Audio DAC Left Channel[ 0 = normal.	3] Ampililer Driving Strength.
			1 = Reduce to 1%.	
			[9] DAC Discharge Control.	
			0 = Disable.	
			1 = Enable (.OR.	
			Gated with DSP).	
			[8] VREF Discharge Control.	
			0 = Disable.	
			1 = Enable (.OR.	
			Gated with DSP).	
			[7] Audio DAC Right Channel[	2] low power mode.
			0 = normal.	
			1 = low power mode (50%).	

VIVALDI	VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description			
	Mstar C for 深圳	onfi 市鼎	[6] Audio DAC Right Channel[2] Amplifier Driving Strength.  0 = normal.  1 = Reduce to 1%.  [5] Power Down Audio DAC Right Channel[2] L Driving OPamp.  0 = power on.  1 = power down (.OR. Gated with DSP).  [4] Power Down Audio DAC Right Channel[2] L Vref OPamp.  0 = power on.  1 = power down (.OR. Gated with DSP).  [3] Audio DAC Left Channel[2] low power mode.  0 = normal.  1 = low power mode (50%).  [2] Audio DAC Left Channel[2] Amplifier Driving Strength.  0 = normal.  1 = Reduce to 1%.			
_	Internal	Use	[1:0] Reserved.			
77h (2CEFh)	REG2CEF	<b>7:0</b>	Default: 0x00	Access : R/W		
78h	CODEC_CFG7[15:8]  REG2CF0	7:0 <b>7:0</b>	See description of '2CEEh'. <b>Default : 0x00</b>	Access : RO		
(2CF0h)	BONDING_INFO[7:0]	7:0	[13:10] Bonding Information. [10]: BOND_AUDIO_0. [11]: BOND_AUDIO_1. [12]: BOND_AUDIO_2. [13]: BOND_AUDIO_3.			
78h	REG2CF1	7:0	Default : 0x00	Access : RO		
(2CF1h)	BONDING_INFO[15:8]	7:0	See description of '2CF0h'.			
79h	REG2CF2	7:0	Default : 0x00	Access : R/W		
(2CF2h)	RESERVED_2CF2[7:0]	7:0	0x2CF2. [8]: REG_HDMI_NONPCM_RESET. 1: Hdmi nonpcm sft reset enable. 0: Hdmi nonpcm sft reset disable. [7:6]: REG_TIMEOUT_SEL. 00: 2^15 *FS. 01: 2^13 *FS. 10: 2^12 *FS.			

VIVALDI Register (Bank = 2C)					
Index (Absolute)	Mnemonic	Bit	Description		
			11: 2^11 *FS.		
			[5]: REG_FAST_LOCK.		
			[4]: REG_NEW_MODE.		
			[3]: REG_INPUT_NONPCM_B\		
			[1]: REG_SPDIF_OPEN_DRAIN 1: Enable open-drain mode.	N_IMODE.	
			0: Disable.		
			[0]: REG_SPDIF_CFG.		
			1: Inverse spdif output wavefo	orm.	
			0: No inverse.	1	
79h	REG2CF3	7:0	Default : 0x00	Access : R/W	
(2CF3h)	RESERVED_2CF2[15:8]	7:0	See description of '2CF2h'.		
7Bh	REG2CF6	7:0	Default : 0x00	Access : R/W	
(2CF6h)	TEST_CTRL1[7:0]	7:0	0x2CF6.		
7Bh	REG2CF7	7:0	Default: 0x00	Access : R/W	
(2CF7h)	TEST_CTRL1[15:8]	7:0	See description of '2CF6h'.	八百	
7Ch	REG2CF8	7:0	Default: 0x00	Access : R/W	
(2CF8h)	TEST_CTRL2[7:0]	<b>4.86</b>	0x2CF8.		
7Ch	REG2CF9	7:0	Default : 0x00	Access : R/W	
(2CF9h)	TEST_CTRL2[15:8]	7:0	See description of '2CF8h'.		
7Dh	REG2CFA	7:0	Default : 0x00	Access : R/W	
(2CFAh)	TEST_CTRL3[7:0]	7:0	0x3CFA.		
7Dh	REG2CFB	7:0	Default : 0x00	Access : R/W	
(2CFBh)	TEST_CTRL3[15:8]	7:0	See description of '2CFAh'.		
7Eh	REG2CFC	7:0	Default : 0x00	Access : RO	
(2CFCh)	TEST_BUS_OUT_L[7:0]	7:0	0x2CFC test bus output LSB.		
7Eh	REG2CFD	7:0	Default : 0x00	Access : RO	
(2CFDh)	TEST_BUS_OUT_L[15:8]	7:0	See description of '2CFCh'.		
7Fh	REG2CFE	7:0	Default : 0x00	Access : RO	
(2CFEh)	TEST_BUS_OUT_H[7:0]	7:0	0x2CFE test bus output MSB.		

## AUDIO1 Register (Bank = 2D)

AUDIO1 Register (Bank = 2D)						
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG2D00	7:0	Default : 0x03	Access : RO, R/W		
(2D00h)	-	7	Reserved.			
	DSP16K_BANK_SEL	6	DSP16K Bank Select. 0: IDMA access memory 0~16 1: IDMA access memory > 16			
	INT_TRIGGER	5	MIPS-triggered DSP PIO[8] in: 0: De-assert DSP PIO[8] inter 1: Assert DSP PIO[8] interrup	rupt.		
	IDMA_WR_CMD_STA	4	IDMA write command status.  0: IDMA write command finish  1: IDMA write ongoing (busy)			
	IDMA_RD_CMD_STA  Mstar C			s.		
for 深圳市与北Set IDMA read command, auto-c Status: USC0: Read command finished. 1: Read command busy.		auto-dear when finished.				
	IDMA_WR2ND	2	IDMA needs to write 2nd Data 0: IDMA write data finished. 1: IDMA needs to write 2nd day Note: Write 0 to clear.			
	IDMA_BOOT_MODE	1	DSP IDMA Boot Mode Enable. 0: Disable. 1: Enable.			
	DSP_SOFT_RST	0	DSP Audio Software Reset. 0: Reset. 1: Normal.			
01h	REG2D02	7:0	Default : 0x00	Access : WO		
(2D02h)	DSP_BRG_DATA[7:0]	7:0	Host Download DSP Data Port. 24-bit mode: 1: Write high 2 bytes {DATA[23:8]}. 2: Write low byte {8'b0, DATA[7:0]}. 3: Loop to step 1.			
01h	REG2D03	7:0	Default : 0x00	Access : WO		
(2D03h)	DSP_BRG_DATA[15:8]	7:0	See description of '2D02h'.	•		

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG2D04	7:0	Default : 0x00	Access : R/W
(2D04h)	IDMA_WRBASE_ADDR[7:0]	7:0	Channel 1 IDMA address base	IAD.
02h	REG2D05	7:0	Default : 0x00	Access : R/W
(2D05h)	-	7	Reserved.	
	CH1_MEM_SEL	6	Channel 1 IDMA address base 0: Select PM/CM. 1: Select DM.	PM/CM/DM control.
	IDMA_WRBASE_ADDR[13: 8]	5:0	See description of '2D04h'.	
03h	REG2D06	7:0	Default : 0x00	Access : R/W
(2D06h)	CH1IDMA_ATR_SIZE[7:0]	7:0	IDMAtrSize.	
03h	REG2D07	7:0	Default : 0x00	Access: RO, R/W
(250711)	CH1IDMA_CIRCULAR_BUF 6 Disable IDMA CH2 circular buffer.  1: Disable circular buffer.		fer.	
	CH1IDMA_ATR_SIZE[13:8]	<b>L</b> :66	See description of '2D06h'.	
04h	REG2D08	7:0	Default : 0x00	Access : R/W
(2D08h)	IDMA_RDBASE_ADDR[7:0]	7:0	Channel 2 IDMA address base	IAD.
04h	REG2D09	7:0	Default : 0x00	Access : R/W
(2D09h)	-	7	Reserved.	
	CH2_MEM_SEL	6	Channel 2 IDMA address base 0: Select PM/CM. 1: Select DM.	PM/CM/DM control.
	IDMA_RDBASE_ADDR[13:8	5:0	See description of '2D08h'.	
05h	REG2D0A	7:0	Default : 0x00	Access : R/W
(2D0Ah)	CH2IDMA_ATR_SIZEH[7:0]	7:0	IDMAtrSize.	1
05h	REG2D0B	7:0	Default : 0x00	Access : R/W
(2D0Bh)	-	7	Reserved.	
	CH2IDMA_ATR_SIZEH_DIS	6	Disable IDMA CH2 circular buf 0: Enable circular buffer. 1: Disable circular buffer.	fer.
	CH2IDMA_ATR_SIZEH[13: 8]	5:0	See description of '2D0Ah'.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
06h	REG2D0C	7:0	Default : 0x00	Access : RO
(2D0Ch)	IDMA_RDDATA_H[7:0]	7:0	IDMA CH2 MIPS Read DSP Data Port [23:8], for transferring data from DSP to MIPS.	
06h	REG2D0D	7:0	Default : 0x00	Access : RO
(2D0Dh)	IDMA_RDDATA_H[15:8]	7:0	See description of '2D0Ch'.	_
07h	REG2D0E	7:0	Default : 0x00	Access : RO
(2D0Eh)	IDMA_RDDATA_L[7:0]	7:0	IDMA CH2 MIPS Read DSP Dadata from DSP to MIPS.	ata Port [7:0], for transferring
08h	REG2D10	7:0	Default : 0x00	Access : R/W
(2D10h)	DSP_ICACHE_BASE[7:0]	7:0	[15:8] FD230 I-Cache MIU base address [23:16]. [7:0] ICU base address = {DSP_ICH_BASE[15:0], 8'b0} + ICU MIU ADDR[15:0].	
08h	REG2D11	7:0	Default: 0x00	Access : R/W
(2D11h)	DSP_ICACHE_BASE[15:8]	7:0	See description of '2D10h'.	
09h REG2D120 字 计 7:0 Default 0x00 有		Access : R/W		
(2D12h)	MCU2DSP_MAILBOX_CFG[ 3:0]  DSP2MCU_MAILBOX_CFG[ 3:0]	3:0	MCU to DSP mailbox configura 0000: M2D_MAILBOX_0 (0x70 0001: M2D_MAILBOX_1 (0x70 0010: M2D_MAILBOX_2 (0x70 0011: M2D_MAILBOX_3 (0x70 0100: M2D_MAILBOX_4 (0x70 0101: M2D_MAILBOX_5 (0x70 0110: M2D_MAILBOX_6 (0x70 0111: M2D_MAILBOX_7 (0x70 1000: M2D_MAILBOX_7 (0x70 1000: M2D_MAILBOX_9 (0x70 1001: M2D_MAILBOX_9 (0x70 DSP to MCU mailbox configura 0000: D2M_MAILBOX_0. 0001: D2M_MAILBOX_1. 0010: D2M_MAILBOX_2. 0011: D2M_MAILBOX_3. 0100: D2M_MAILBOX_4. 0101: D2M_MAILBOX_5. 0110: D2M_MAILBOX_6. 0111: D2M_MAILBOX_7.	000). 001). 002). 003). 004). 005). 006). 007). 008).
0Ah	REG2D14	7:0	Default : 0x00	Access : R/W
(2D14h)		1		<u> </u>

AUDIO1 Register (Bank = 2D)					
Index (Absolute)	Mnemonic	Bit	Description		
			Indirect Mailbox Write to DSP	Port.	
0Ah	REG2D15	7:0	Default : 0x00	Access : R/W	
(2D15h)	MCU2DSP_MAILBOX[15:8]	7:0	See description of '2D14h'.		
0Bh	REG2D16	7:0	Default : 0x00	Access : RO	
(2D16h)	DSP2MCU_MAILBOX[7:0]	7:0	DSP to MCU Mailbox. Indirect Mailbox Read from DS	SP Port.	
0Bh	REG2D17	7:0	Default : 0x00	Access : RO	
(2D17h)	DSP2MCU_MAILBOX[15:8]	7:0	See description of '2D16h'.		
0Ch	REG2D18	7:0	Default : 0x00	Access : R/W	
(2D18h)	-	7:1	Reserved.		
	RIU2DSP_INFO	0	UP interrupt DSP signal, softw	are controlled H/L.	
10h	REG2D20	7:0	Default : 0x00	Access : R/W	
(2D20h)	STD_SEL_SETS tar C	onfi	Audio SIF Standard Set Comm	nand.	
	for 深圳 <sup>*</sup>	市鼎	0: Manual. 1 Auto: 业有限/	公司	
	std_sel[6:0]ternal	USE	SIF audio standard Selection. For PAL DSP code:		
			[7:4]: Mode Selection.		
			0x10: FM mono hideviation m		
11h	REG2D22	7:0	Default : 0x00	Access : R/W	
(2D22h)	-	7:3	Reserved.		
	STD_PRE45[1:0]	2:1	Preference in automatic stand 00: Standard M (Korea). 01: Standard M (BTSC). 10: Standard M (Japan). 11: Not a sound carrier.	ard Selection of 4.5MHz carrier.	
	STD_PRE65	0	Preference in automatic standard Selection of 6.5MHz carrier.  0: Standard L (SECAM).  1: Standard D/K.		
12h	REG2D24	7:0	Default : 0x00	Access : R/W	
(2D24h)	SIF_SOUND_MOD1[7:0]	7:0	SIF BTSC/A2 demodulator autoutput select.  0xxxxxxx: Manual sound select 0000-0000: BTSC Mono. 00000001: BTSC Stereo. 000000010: BTSC SAP.	·	

AUDIO1 Register (Bank = 2D)					
Index (Absolute)	Mnemonic	Bit	Description		
			00000100: A2 Mono.		
			00000101: A2 Stereo.		
			00000110: A2 Dual B.		
			00000111: A2 Dual A+B.		
			1xxxxxxx: Auto sound select.		
			10000000: BTSC Mono <-> M	ute.	
			10000001: BTSC Stereo <-> N	Iono <-> Mute.	
			10000010: BTSC SAP <-> Moi	no <-> Mute.	
			10000100: A2 Mono <-> Mute	2.	
			10000101: A2 Stereo <-> Mor	no <-> Mute.	
			10000110: A2 Dual B <-> Moi	no <-> Mute.	
			10000111: A2 Dual B <-> Ste	reo->Mono <-> Mute.	
13h	REG2D26	7:0	Default : 0x00	Access : R/W	
(2D26h)	SIF_SOUND_MOD2[7:0]	7:0	SIF NICAM demodulator sound	•	
	Mstar C	onfi	00000000: NICAM Auto Mode.		
		_	NICAM Sound (Auto) FM/AM Mono Mute.		
	for 深圳 <sup>*</sup>	巾掮	0x01: FM/AM Mono (OSD).	公司	
	ا م دس ما دا	1 1	0x02: Stereo L/R FM/AM Mono	` ,	
	Internal	USE	0x03: Stereo L/L FM/AM Mono	` '	
			0x04: Stereo R/R FM/AM Mono	o (OSD).	
			0x05: Dual A/B FM/AM Mono.		
			0x06: Dual A/A FM/AM Mono.		
			0x07: Dual B/B FM/AM Mono.		
			0x08: NICAM Mono FM/AM Mo	ono.	
_		_	0x80: Force NICAM Sound.		
14h (2D28h)	REG2D28	7:0	Default : 0x00	Access: R/W	
	AVC_CLIP[7:0]	7:0	Fine Tune AVC Clip Level.		
15h	REG2D2A	7:0	Default : 0x00	Access : R/W	
(2D2Ah)	DBG_CMD[7:0]	7:0	SIF common command set:		
			0x00: No action.		
			0x01: Common command - ge	t firmware version.	
			0x02: Common command - set memory data.		
			0x03: Common command - set DM memory address.		
			0x04: Common command - set PM memory address.		
			0x05: Common command - read DM memory address.		
			BTSC command:		
			0x10: BTSC_CMD_UPDATE_PI		
			Pilot Off to On Threshold Upda		
			0x11: BTSC_CMD_UPDATE_PI	LOT_OFF_THR.	

AUDIO1	Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description		
	Mstar C for 深圳 Internal	市鼎	Pilot On to Off Threshold Updat 0x12: BTSC_CMD_UPDATE_CACATRIER Ox13: BTSC_CMD_UPDATE_CACATRIER Ox 14: BTSC_CMD_UPDATE_SASAP Off to On Threshold Updat 0x15: BTSC_CMD_UPDATE_SASAP On to Off Threshold Updat A2 Command: 0x20: A2_CMD_UPDATE_CARRICATRIER Ox 14: A2_CMD_UPDATE_CARRICATRIER Ox 15: BTSC_CMD_UPDATE_CARRICATRIER Ox 16: A2_CMD_UPDATE_CARRICATRIER Ox 16: A2_CMD_UPDATE_MON Mono Off to On Threshold Updat 0x 16: A2_CMD_UPDATE_MON Mono On to Off Threshold Updat 0x 16: A2_CMD_UPDATE_STER Ox 16: A2_CMD_UPDATE_STER Ox 16: A2_CMD_GET_CARRIER CARRIER CARRIER CARRIER Ox 16: A2_CMD_GET_CARRIER 0x 16: A2_CMD_GET_STEREO_	ARRIER_ON_THR. Dedate Command. ARRIER_OFF_THR. Dedate Command. AP_ON_THR. Dete Command. AP_OFF_THR. Dete Command. AP_OFF_THR. Dedate Command. ARIER_OFF_THR. Dedate Command. ARIER_OFF_THR. Dedate Command. ARIER_OFF_THR. Dedate Command. ARIER_OFF_THR. Dete Command. ARIER_OFF_THR	
16h	REG2D2C	7:0	Default : 0x00	Access : R/W	
(2D2Ch)	DBG_DATA_H[7:0]	7:0	Data-high, from 8051 to DSP, which needs to match cmd (0x85).		
17h	REG2D2E	7:0	Default : 0x00	Access : R/W	
(2D2Eh)	DBG_DATA_L[7:0]	7:0	Data-low, from 8051 to DSP, which needs to match cmd (0x85).		
18h	REG2D30	7:0	Default : 0x00	Access : R/W	
				·	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
	DEBUG_REG_0[7:0]	7:0	8 bytes for software utilization	١.
19h	REG2D32	7:0	Default : 0x00	Access : R/W
(2D32h)	DEBUG_REG_1[7:0]	7:0	8 bytes for software utilization	ı <b>.</b>
1Ah	REG2D34	7:0	Default : 0x00	Access : R/W
(2D34h)	DEBUG_REG_2[7:0]	7:0	8 bytes for software utilization	l.
1Bh	REG2D36	7:0	Default : 0x00	Access : R/W
(2D36h)	DEBUG_REG_3[7:0]	7:0	8 bytes for software utilization	).
1Ch	REG2D38	7:0	Default : 0x00	Access : R/W
(2D38h)	DEBUG_REG_4[7:0]	7:0	8 bytes for software utilization	) <b>.</b>
1Dh	REG2D3A	7:0	Default : 0x00	Access : R/W
(2D3Ah)	DEBUG_REG_5[7:0]	7:0	8 bytes for software utilization	l.
1Eh	REG2D3C	7:0_	Default : 0x00	Access : R/W
(2D3Ch)	DEBUG_REG_6[7:0] C	Op:0fi	8 bytes for software utilization	l.
1Fh	REG2D3E → ¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬	7:0	Default:0x00 左 7日 /	Access : R/W
(2D3Eh)	DEBUG_REG_7[7:0]	7:0	8 bytes for software utilization	7 1
	REG2D40nterna	J:06	Default: 0x00	Access : RO
(2D40h)	STD_RESULT_FINISH	7	Audio SIF Standard Detection	Flag.
			0: Standard detection finished	
			1: Standard detection not finis	shed.
	STD_RESULT[6:0]	6:0	SIF Standard Detect Result.	
			00h: Standard not found.	
			01h: AU_SYS_M_BTSC.	
			02h: AU_SYS_M_KOREA. 03h: AU_SYS_M_JAPAN.	
			04h: AU_SYS_BG_A2.	
			05h: AU_SYS_DK1_A2.	
			06h: AU_SYS_DK2_A2.	
			07h: AU_SYS_DK3_A2.	
			08h: AU_SYS_BG_NICAM.	
			09h: AU_SYS_DK_NICAM.	
			Oah: AU_SYS_I_NICAM.	
			0bh: AU_SYS_L_NICAM. 0ch: AU_SYS_FM_RADIO.	
22h	REG2D44	7:0	Default : 0x00	Access : RO
		<u> </u>		
(2D44h)	STATUS_MOD[7:0]	7:0	Sound Mode Status.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			[1]: BTSC Stereo existing.	
			[2]: BTSC Sap existing.	
			[3]: A2 Carrier 1 existing.	
			[4]: A2 Carrier 2 existing.	
			[5]: A2 Stereo existing.	
			[6]: A2 Dual existing. [7]: A2 Mono existing.	
25h	REG2D4A	7:0	Default: 0x00	Access : RO
(2D4Ah)	DBG_OUTPUT_L[7:0]	7:0	Debugging Data Port.	Access I No
` ,		7.0	Directly output data from DSF	2230 I/O Write Command.
26h	REG2D4C	7:0	Default : 0x00	Access : RO
(2D4Ch)	DBG_OUTPUT_H[7:0]	7:0	Debugging Data Port.	
		7.0	Directly output data from DSP230 I/O Write Command.	
27h	REG2D4E / Ctor C	7:0F	Default: 0x00	Access : RO
(2D4Eh)	INC_COUNTER[7:0] for 深圳	7:0	DSP Sample Counter. SIF PCM output sample count	er. 🗐
28h	REG2D50	7:0	Default : 0x00	Access : RO
(2D50h)	MAIL_BOX_0[7:0]	<b>4:86</b>	DSP to MCU Mailbox Data.	
29h	REG2D52	7:0	Default : 0x00	Access : RO
(2D52h)	MAIL_BOX_1[7:0]	7:0	DSP to MCU Mailbox Data.	
2Ah	REG2D54	7:0	Default : 0x00	Access : RO
(2D54h)	MAIL_BOX_2[7:0]	7:0	DSP to MCU Mailbox Data.	
2Bh	REG2D56	7:0	Default : 0x00	Access : RO
(2D56h)	MAIL_BOX_3[7:0]	7:0	DSP to MCU Mailbox Data.	
2Ch	REG2D58	7:0	Default : 0x00	Access : RO
(2D58h)	MAIL_BOX_4[7:0]	7:0	DSP to MCU Mailbox Data.	
2Dh	REG2D5A	7:0	Default : 0x00	Access : RO
(2D5Ah)	MAIL_BOX_5[7:0]	7:0	DSP to MCU Mailbox Data.	
2Eh	REG2D5C	7:0	Default : 0x00	Access : RO
(2D5Ch)	MAIL_BOX_6[7:0]	7:0	DSP to MCU Mailbox Data.	
2Fh	REG2D5E	7:0	Default : 0x00	Access : RO
(2D5Eh)	MAIL_BOX_7[7:0]	7:0	7:0 DSP to MCU Mailbox Data.	
30h	REG2D60	7:0	Default : 0x00	Access : RO, R/W
(2D60h)	DWA_RST	7	Reset DWA.	
			0: Normal.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			1: DWA outputs all ZERO to ar	nalog.
	INIT_DATA_SRAM	6	Initial Data SRAM (8051 software control). 0: Normal. 1: Initial time (> 512 * MAC_CLK).	
	MAC_OVL	5	MAC is overloaded.  0: Normal.  1: Overloaded.  Modulator input Test Mode setting.  1: Normal.  0: Input 16h8000 to Modulator.  DAC Test Mode.  0: Normal.  1: Test Mode for mass production.  Reserved.  CH1~4 clock enable.  1: Enable.	
	MOD_ENABLE	4		
	DAC_TEST	3		
	- Mstar Conduction Mst	or <mark>ffi</mark> 市鼎		
	DSD_IRQ_MASCINA	Use	DSD IRQ Mask.	
31h	REG2D62	7:0	Default : 0x00	Access : R/W
(2D62h)	DAC_CH4_MAC_IRQ_MASK	7	CH4 IRQ Mask. 0: IRQ valid. 1: Mask.	
	DAC_CH3_MAC_IRQ_MASK	6	CH3 IRQ Mask. 0: IRQ valid. 1: Mask.	
	DAC_CH2_MAC_IRQ_MASK	5	CH2 IRQ Mask. 0: IRQ valid. 1: Mask.	
	DAC_CH1_MAC_IRQ_MASK	4	CH1 IRQ Mask. 0: IRQ valid. 1: Mask.	
	DAC_CH4_FD230_BYPASS	3	CH4 FD230 Bypass Mode (Har 0: Normal. 1: Mask FD230 IRQ & hardwar	•
	DAC_CH3_FD230_BYPASS	2	CH3 FD230 Bypass Mode (Har 0: Normal. 1: Mask FD230 IRQ & hardwar	dware).

<b>AUDIO1</b>	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
	DAC_CH2_FD230_BYPASS	1	CH2 FD230 Bypass Mode (Hardware). 0: Normal. 1: Mask FD230 IRQ & hardware bypass.	
	DAC_CH1_FD230_BYPASS	0	CH1 FD230 Bypass Mode (Hardware). 0: Normal. 1: Mask FD230 IRQ & hardware bypass.	
32h	REG2D64	7:0	Default : 0x00	Access : R/W
(2D64h)	ADC1_MAC_IRQ_MASK	7	ADC1 IRQ Mask. 0: IRQ valid. 1: Mask.	
	ADC1_FD230_BYPASS	6	ADC1 FD230 Bypass Mode. 0: Normal. 1: Mask FD230 IRQ & hardwa	are bypass.
	- Mstar C SRC_OSZOH_TEST for 深圳	o <del>§:3fi</del> 市编	Reserved.  SRC interpolation function control.  0: Normal (linear interpolation).  1: Sample and hold (disable interpolation).  SRC interpolation ratio Selection.  0: Normal SRC Interpolation Mode (8fs to 256fs).  1: SRC Interpolation Test Mode (fs to 256fs).	
	SRC_FS_TESTEPNA	Use.		
	ZRMAC_CLKON_ALWAYS	0	0: MAC clock auto power dow 1: Disable MAC clock auto po	
33h	REG2D66	7:0	Default : 0x00	Access : R/W
(2D66h)	DWA_SHIFT_DIS	7	Disable DWA's shift function. 0: Normal. 1: Disable.	
	DITHER_SEL[1:0]	6:5	Dither energy Selection. DITHER_EXTRA_SEL=0: 00: 1 delta. 01: 2 delta. 10: 1/2 delta. 11: 1/4 delta. DITHER_EXTRA_SEL=1: 00: 1/8 delta. 01: 1/16 delta. 10: 1/32 delta. 11: 1/64 delta.	
	SDM_MODE	4	SDM Mode (2nd order).	

AUDIO1 Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description	
			0: 1st order. 1: 2nd order.	
	-	3	Reserved.	
	DITHER_EXTRA_SEL	2	See "DITHER_SEL".	
	DWAOUT_FIX_MID	1	Fix DWA's output. 0: Disable. 1: Enable.	
	-	0	Reserved.	
34h	REG2D68	7:0	Default : 0x00	Access : RO, R/W
(2D68h)	CLEAR_FIFO_STATUS	7	Clear FIFO Status bits. 0: Normal. 1: Clear FIFO Status.	
	FIFO_STATUS_6  Mstar C	onfi	ADC Right FIFO Status.  0: Balance.  1: Overflow or under-run.	\ <u></u>
	FIFO_STATUS_5 / 未 J	175万	0: Balance. 1: Overflow or under-run.	
	Internal	Use		
	FIFO_STATUS_4	4	DAC CH3 Left FIFO Status.  0: Balance.  1: Overflow or under-run.	
	FIFO_STATUS_3	3	DAC CH2 Right FIFO Status. 0: Balance. 1: Overflow or under-run.	
	FIFO_STATUS_2	2	DAC CH2 Left FIFO Status. 0: Balance. 1: Overflow or under-run.	
	FIFO_STATUS_1	1	DAC CH1 Right FIFO Status. 0: Balance. 1: Overflow or under-run.	
	FIFO_STATUS_0	0	DAC CH1 Left FIFO Status. 0: Balance. 1: Overflow or under-run.	
35h	REG2D6A	7:0	Default : 0x00	Access : R/W
(2D6Ah)	-	7	Reserved.	
	SEL_ADCOUT	6	Select ADC source for SPDIF/I  0: Select channel 1.	IS output.

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			1: Select channel 2.	
	-	5:1	Reserved.	
	DAC2_SEL	0	Analog DAC2 select DWA source.  0: Select source from DWA 2 (channel 2).  1: Select DWA from DWA 1 (channel 1).  Note: Channel 2 Left = Sub-woofer / Right = Channel 1 Right	
36h	REG2D6C	7:0	Default : 0x00	Access : R/W
(2D6Ch)	-	7:3	Reserved.	-
	FS_SRC_EN	2	New FS SRC Mode. 0: Disable. 1: Enable.	
	CMP_SEL	1	Selection for the compensation filter's coefficient.  0: Default value.  1: Customer setting.  Reserved.	
	IVISIAI C	0, _		
37h	REG2D6EOT 深圳	7:0	<del>引 火) '&gt;  '  / 左       /                                </del>	
(2D6Eh)	PRI_SEL2[3:0] ornal	7:4		
	PRI_SEL1[3:0]	3:0	CODEC Filter Priority Selection	
38h	REG2D70	7:0	Default : 0x00	Access : R/W
(2D70h)	PRI_SEL4[3:0]	7:4	CODEC Filter Priority Selection	1 <b>4</b> .
	PRI_SEL3[3:0]	3:0	CODEC Filter Priority Selection	า 3.
39h	REG2D72	7:0	Default : 0x00	Access : R/W
(2D72h)	PRI_SEL6[3:0]	7:4	CODEC Filter Priority Selection	n 6.
	PRI_SEL5[3:0]	3:0	CODEC Filter Priority Selection	า 5.
3Bh	REG2D76	7:0	Default : 0x00	Access : R/W
(2D76h)	-	7:4	Reserved.	
	DEBUG_CTRL1	3	Swap DAC4 L & R.	
	DEBUG_CTRL2	2	Swap DAC3 L & R.	
	DEBUG_CTRL3	1	Swap DAC2 L & R.	
	DEBUG_CTRL4	0	0 Swap DAC1 L & R.	
3Fh	REG2D7E	7:0	Default : 0x00	Access : R/W
(2D7Eh)	DAC0_INV_LR[7:0]	7:0	<ul><li>[7] DAC FIFO auto reset enable.</li><li>1: Enable.</li><li>[6] DAC FIFO reset bundle wi</li></ul>	

AUDIO1 Register (Bank = 2D)				
Mnemonic	Bit	Description		
Metar C	onfi	0: Disable. 1: Enable. [5:4] Reserved. [3:0] RIU control DAC FIFO manual reset. DAC FIFO channel 1 Reset: (RIU_DACFIFO_RESET[0] == 1) or (DSP DM_IO418F[0] == 1). DAC FIFO channel 2 Reset: (RIU_DACFIFO_RESET[1] == 1) or (DSP DM_IO418F[1] == 1). DAC FIFO channel 3 Reset: (RIU_DACFIFO_RESET[2] == 1) or (DSP DM_IO418F[2] == 1). DAC FIFO channel 4 Reset: (RIU_DACFIFO_RESET[3] == 1) or (DSP DM_IO418F[3] ==		
REG2D8for 深圳	7:0	Default: 0x00 Access: R/W  Pre-scale value for channel 1 gain control.		
CH1_PRESCALE[7:0]	7:0			
CH1_PRESCALE[7:0] Internal	7:0 <b>Use</b>	00h: Off (mute) 19h: 0 dB (recommended)		
4	7:0 US6	00h: Off (mute). 		
Internal	Use	00h: Off (mute) 19h: 0 dB (recommended) 7Fh: +14 dB (-0.13725 dB per step).		
Internal REG2D82	7:0	00h: Off (mute) 19h: 0 dB (recommended) 7Fh: +14 dB (-0.13725 dB per step).  Default: 0x00 Access: R/W  Audio source setting (combined with CRB1.2). 0: Mono.		
Internal  REG2D82  STEREO_SOURCE	<b>7:0</b>	00h: Off (mute) 19h: 0 dB (recommended) 7Fh: +14 dB (-0.13725 dB per step).  Default: 0x00 Access: R/W  Audio source setting (combined with CRB1.2). 0: Mono. 1: Stereo.  Sound effect function for channel 1 global control. 0: Disable (software bypass).		
Internal  REG2D82  STEREO_SOURCE	<b>7:0</b> 7	00h: Off (mute)  19h: 0 dB (recommended)  7Fh: +14 dB (-0.13725 dB per step).  Default: 0x00 Access: R/W  Audio source setting (combined with CRB1.2). 0: Mono. 1: Stereo.  Sound effect function for channel 1 global control. 0: Disable (software bypass). 1: Enable.		
Internal  REG2D82  STEREO_SOURCE  SNDEFFECT_ON	<b>7:0</b> 7 6	00h: Off (mute)  19h: 0 dB (recommended)  7Fh: +14 dB (-0.13725 dB per step).  Default: 0x00		
	Mstar C	Mnemonic Bit  Mstar Confi		

AUDIO1 Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description	
			0: Disable. 1: Enable. Note: 1) Dependent on bit 7 while enable 2) Bit 7 = 0, do mono to stere 3) Bit 7 = 1, do surrounding enable 2	0.
	VOLUME_BALANCE	1	Volume and Balance function of 0: Disable. 1: Enable.	control.
	SUBWOOFER	0	Enable SUBWOOFER function.  0: Disable.	
42h	REG2D84	7:0	Default : 0x00	Access : R/W
(2D84h)	CH1_GRAPHICEQ  Mstar C	7 <mark>onf</mark> i	Enable CH1 Graphic EQ.  0: Disable.  1: Enable (priority higher than	tone effect).
	CH1_LOUPNESS 深圳:	市場		
	GEQ_BAND_SEL	5		
	-	4	Reserved.	
	CH1_LOUDNES_MODE[1:0]	3:2	Loudness mode (valid while 0) 00: Mode 0 (low slope). 01: Mode 1. 10: Mode 2. 11: Mode 3 (high slope).	<2D84[5] = 1).
	CH1_AVC_MODE[1:0]	1:0	Response Time Selection for Auto Volume Control function.  00: Mode 0 (-20dB/-6dB).  01: Mode 1 (-20dB/-6dB).  10: Mode 2 (-20dB/-6dB).  11: Mode 3 (-20dB/-6dB).	
43h	REG2D86	7:0	Default : 0x00	Access : R/W
(2D86h)	-	7:5	Reserved.	
	CH1_BASS[4:0]	4:0	Bass Effect Selection. 0-0000: +00db. 0-0001: +01db. 0-0010: +02db.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			0-0011: +03db.	
			0-0100: +04db.	
			0-0101: +05db.	
			0-0110: +06db.	
			0-0111: +07db.	
			0-1000: +08db.	
			0-1001: +09db.	
			0-1010: +10db.	
			0-1011: +11db.	
			0-1100: +12db.	
			0-1101: +13db.	
			0-1110: +14db.	
			0-1111: +15db.	
			1-0000: -16db.	
	Mstar C	onfi	1-0001: -15db. 1-0010: 14db.	
	for 深圳 <sup>·</sup>	市県	1-0011::13dbl/有限/	八司
				<b>△ –</b> J
	Internal	Use	1- <mark>0101: -11</mark> db. 1-0110: -10db.	
			1-0111: -09db.	
			1-1000: -08db.	
			1-1001: -07db.	
			1-1010: -06db.	
			1-1011: -05db.	
			1-1100: -04db.	
			1-1101: -03db.	
			1-1110: -02db.	
44h	REG2D88	7:0	1-1111: -01db.  Default : 0x00	Accord to D /W
(2D88h)	REGZDOO	7:5	Reserved.	Access : R/W
	CU1 TDEDIE[4,0]	4:0	Treble Effect Selection.	
	CH1_TREBLE[4:0]	4.0	0-0000: +00db.	
			0-0000: +00db.	
			0-0001: +01db.	
			0-0010: +02db.	
			0-0100: +04db.	
			0-0101: +05db.	
			0-0110: +06db.	
			0-0111: +07db.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			0-1000: +08db.	
			0-1001: +09db.	
			0-1010: +10db.	
			0-1011: +11db.	
			0-1100: +12db.	
			0-1101: +13db.	
			0-1110: +14db.	
			0-1111: +15db. 1-0000: -16db.	
			1-0001: -15db.	
			1-0010: -14db.	
			1-0011: -13db.	
			1-0100: -12db.	
			1-0101: -11db.	
	Mstar C	onfi	1-0110: -10db. 1-0111: 09db.	
	for 深圳 <sup>·</sup>	市鼎	11000::0846上有限2	公司
	Internal	Use	1-1010: -06db. 1-1011: -05db.	
			1-1100: -04db.	
			1-1101: -03db.	
			1-1110: -02db.	
			1-1111: -01db.	
45h	REG2D8A	7:0	Default : 0x01	Access : R/W
(2D8Ah)	-	7:6	Reserved.	
	CH1_MONO2STEREO_MOD	5:4	Mode Selection for Mono to St	ereo.
	E[1:0]		00: Virtual 40 degree source.	
			01: Virtual 20 degree source.	
			10: Virtual -20 degree source. 11: Virtual -40 degree source.	
	-	3:2	Reserved.	
	CH1_SURROUND_MODE[1:	1:0	Mode Selection for Surround.	
	0]		00: Mountain Mode.	
			01: Champaign Mode.	
			10: City Mode.	
			11: Theater Mode.	
46h	REG2D8C	7:0	Default : 0x81	Access : R/W
(2D8Ch)	CH1_SOFTMUTE	7	Software Mute Channel 1.	

AUDIO1	Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description		
			0: Normal.		
			1: Mute.		
	CH1_VOLUME[6:0]	6:0	Volume control.		
			Gain setting = 12db _ N*1.0 d	B (+12db ~ -114db).	
			$N = 0 \sim 11 (+12 \sim +1db).$		
			N = 12  (0db). $N = 13 \sim 126 \text{ (-1} \sim -114db).}$		
			N = 127, mute.		
47h	REG2D8E	7:0	Default : 0x00	Access : R/W	
(2D8Eh)	-	7:4	Reserved.		
	CH1_BALANCEL[3:0]	3:0	Left channel attenuation level.		
			0000: 0 db.		
			0001: -1 db.		
	Mstar C	onfi	0010: -2 db.		
	for 深圳	市鼎	01011 学品业有限公司		
	Internal	Use	0110: -6 db. 0111: -7 db.		
			1000: -8 db.		
			1001: -9 db.		
			1010: -10 db.		
			1011: -11 db. 1100: -12 db.		
			1100: -12 db. 1101: -13 db.		
			1110: -14 db.		
			1111: Mute.		
48h	REG2D90	7:0	Default : 0x00	Access : R/W	
(2D90h)	-	7:4	Reserved.		
	CH1_BALANCER[3:0]	3:0	Right channel attenuation leve	l.	
			0000: 0 db.		
			0001: -1 db.		
			0010: -2 db. 0011: -3 db.		
			0100: -4 db.		
			0100: -4 db. 0101: -5 db.		
			0110: -6 db.		
			0111: -7 db.		
			1000: -8 db.		

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			1001: -9 db.	
			1010: -10 db.	
			1011: -11 db.	
			1100: -12 db.	
			1101: -13 db.	
			1110: -14 db.	
			1111: Mute.	
49h	REG2D92	7:0	Default : 0x00	Access : R/W
(2D92h)	-	7:4	Reserved.	
	CH1_SUBWOFER[3:0]	3:0	Cut-frequency Selection for Su	b-woofer.
			0000: 50 Hz.	
			0001: 100 Hz.	
			0010: 150 Hz.	
	Motor C	onfi	0011: 200 Hz.	
	Mstar C		0100: 250 Hz.	
	for 深圳	市鼎	0101: 300 Hz 0110: 350 HzLL 有限2	公司
	Internal	Use	0111; 400 Hz. 1000: 450 Hz.	
			1001: 500 Hz.	
			1010: 550 Hz.	
			1011: 600 Hz.	
			1100: 650 Hz.	
			1101: 700 Hz.	
			1110: 750 Hz.	
			1111: 800 Hz.	
4Ah (2D94h)	REG2D94	7:0	Default : 0x00	Access: R/W
(209411)	-	7:5	Reserved.	
	CH1_GRAPHIC_EQ_BAND1	4:0	Center frequency is 120Hz.	
	[4:0]		00000: -12 db.	
			00001: -11 db.	
			00010: -10 db.	
			00011: - 9 db.	
			00100: - 8 db.	
			00101: - 7 db.	
			00110: - 6 db.	
			00111: - 5 db.	
			01000: - 4 db.	
			01001: - 3 db.	

Mnemonic	Bit	Description	
		01010: - 2 db.	
		01011: - 1 db.	
		01100: 0 db.	
		01101: 1 db.	
		01110: 2 db.	
		01111: 3 db.	
		10000: 4 db.	
		10001: 5 db.	
		10010: 6 db.	
		10011: 7 db.	
		10100: 8 db.	
Mstar C	onfi	11000: 12 db.	
REG2D96	7:0	Default : 0x00	Access : R/W
2D96h) - for 深圳		Reserved. 业有民	公司
CH1_GRAPHIC_EQ_BAND2 [4:0] INTERNAL	<b>U</b> S6	Center frequency is 500Hz.  Gain setting is the same as 0xBA.	
REG2D98	7:0	Default : 0x00	Access : R/W
-	7:5	Reserved.	
CH1_GRAPHIC_EQ_BAND3	4:0	Center frequency is 1.5KHz.	
[4:0]		Gain setting is the same as 0	OxBA.
REG2D9A	7:0	Default : 0x00	Access : R/W
-	7:5	Reserved.	
CH1 GRAPHIC EO BAND4	4:0	Center frequency is 5KHz.	
=			OxBA.
REG2D9C	7:0	Default : 0x00	Access : R/W
-	7:5	Reserved.	
CH1 GRAPHIC EO BAND5	4:0	Center frequency is 10KHz.	
[4:0]		Gain setting is the same as (	OxBA.
REG2DA0	7:0	Default : 0x00	Access : R/W
CH2_SOFTMUTE	7	Software Mute Channel 2.	
_		0: Normal.	
		1: Mute.	
		1. Mule.	
-	6		
- CH3_SOFTMUTE	6	Reserved. Software Mute Channel 3.	
	REG2D96 - for All Care Ch1_GRAPHIC_EQ_BAND2 [4:0] REG2D98 - CH1_GRAPHIC_EQ_BAND3 [4:0] REG2D9A - CH1_GRAPHIC_EQ_BAND4 [4:0] REG2D9C - CH1_GRAPHIC_EQ_BAND5 [4:0] REG2D9C - CH1_GRAPHIC_EQ_BAND5 [4:0] REG2DA0	REG2D96	01010: - 2 db.   01011: - 1 db.   01100: 0 db.   01101: 1 db.   01110: 2 db.   01111: 3 db.   10000: 4 db.   10001: 5 db.   10001: 5 db.   10011: 7 db.   10100: 8 db.   10101: 9 db.   10110: 10 db.   10110: 10 db.   10111: 11 db.   10100: 12 db.   10110: 12 db.   10110: 12 db.   10110: 12 db.   10110: 10 db.   10111: 11 db.   1000: 12 db.   10110: 12 db.   10111: 11 db.   1000: 12 db.   1000: 12 db.   10111: 11 db.   1000: 12 db.   1000: 1

Index (Absolute)	Mnemonic	Bit	Description	
(Absolute)			0: Normal.	
			1: Mute.	
	-	4	Reserved.	
	CH4_SOFTMUTE	3	Software Mute Channel 4. 0: Normal.	
			1: Mute.	
	-	2:0	Reserved.	<u> </u>
51h	REG2DA2	7:0	Default : 0x00	Access : R/W
(2DA2h)	CH2_PRESCALE[7:0]	7:0	Pre-scale value for channel 2 00h: Off (mute)	gain control.
			19h: 0 dB (recommended)	
	Mstar C	<u>onfi</u>	7Fh: +14 dB (-0.13725 dB per step).	
52h (2DA4h)	REG2DA4	7:0	Default : 0x00	Access : R/W
(==:::)	CH3_PRESCALE[7:0]	- /	Pre-scale value for channel 3 00h: Off (mute).	gain control.
	Internal	Use	•	
			19h: 0 dB (recommended).	
			7Fh: +14 dB (-0.13725 dB pe	er step).
53h	REG2DA6	7:0	Default : 0x00	Access : R/W
(2DA6h)	CH4_PRESCALE[7:0]	7:0	Pre-scale value for channel 4 00h: Off (mute).	gain control.
			 19h: 0 dB (recommended).	
			7Fh: +14 dB (-0.13725 dB pe	er step).
54h	REG2DA8	7:0	Default : 0x00	Access : R/W
(2DA8h)	-	7	Reserved.	
	CH1_VOLUME_FRAC[2:0]	6:4	Fraction volume control of Ch	
			Gain setting = 0.125db * N (	0~0.875db).
			N = 000, 0db. N = 001, 0.125db.	
			N = 001, 0.123db. N = 010, 0.250db.	
			N = 011, 0.375db.	
			N = 100, 0.500db.	
			N = 101, 0.625db.	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			N = 110, 0.750db. N = 111, 0.875db.	
	-	3:0	Reserved.	
56h	REG2DAC	7:0	Default : 0x00	Access: R/W
(2DACh)	CH1_DAC_POWER_DOWN	7	DAC power down enable. 0: Normal mode. 1: Power down mode.	
	CH1_SWITCH_SOURCE	6	Channel switch.  0: Channel not switched.  1: Channel switched.	
	CH2_DAC_POWER_DOWN	5	DAC power down enable. 0: Normal mode. 1: Power down mode.	
	CH2_SWITCH_SOURCE C	or¶fi 市鼎	Channel switch.  0: Channel not switched.  1; Channel switched.	公司
	CH3_DAC_POWER_DOWN	Use	DAC power down enable.  0: Normal mode.  1: Power down mode.	
	CH3_SWITCH_SOURCE	2	Channel switch. 0: Channel not switched. 1: Channel switched.	
	CH4_DAC_POWER_DOWN	1	DAC power down enable. 0: Normal mode. 1: Power down mode.	
	CH4_SWITCH_SOURCE	0	Channel switch. 0: Channel not switched. 1: Channel switched.	
57h	REG2DAE	7:0	Default : 0x00	Access : R/W
(2DAEh)	FM_RESERVED_REG[7:0]	7:0	For firmware application.	
60h	REG2DC0	7:0	Default : 0x00	Access : RO
(2DC0h)	-	7:5	Reserved.	
	DSP_DAC_CURRENT[4:0]	4:0	Audio DAC Current Selection ( 0-0000: Minimum current. 	L/R/LFE).
			1-1111: Maximum current.	1
61h	REG2DC2	7:0	Default : 0x00	Access : RO

AUDIO1	Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description		
	DSP_FD230_CODE_VER[7: 0]	7:0	DSP FD230 code version.		
64h	REG2DC8	7:0	Default : 0x00	Access : RO	
(2DC8h)	EN_AUDIO_L_VMID	7	Enable control of L-channel Vi 0: Power-down L-channel Vmi 1: Power-up L-channel Vmid b	id buffer.	
	EN_AUDIO_S_VMID	6	Enable control of S-channel Volume 1: Power-up of S-channel Vo	/mid buffer.	
	EN_AUDIO_R_BUFFER	5	Enable control of R-channel O 0: Power-down R-channel Out 1: Power-up R-channel Outpu	tput buffer.	
	EN_AUDIO_L_BUFFER  Mstar C	4 onfi	Enable control of L-channel Output buffer.  O: Power-down L-channel Output buffer.  1: Power-up L-channel Output buffer.		
	EN_AUDIO S_BUFFERT	市県 Use	Enable control of LFE-channel Output buffer.  0: Power-down LFE-channel Output buffer.  1: Power-up LFE-channel Output buffer.		
	EN_AUDIO_VREF	2	Enable control of Vref generator.  0: Power-down Vref generator.  1: Power-up Vref generator.		
	EN_AUDIO_VREF_BIAS	1	Enable control of bias current 0: Power-down bias current g 1: Power-up bias current generations	enerator.	
	EN_AUDIO_BANDGAP	0	Enable control of audio bandg 0: Power-down audio bandga 1: Power-up audio bandgap.	jap.	
65h	REG2DCA	7:0	Default : 0x00	Access : RO	
(2DCAh)	-	7:5	Reserved.		
	EN_AUDIO_I_REF	4	Enable control of audio currer 0: Power-down audio current 1: Power-up audio current min	mirror.	
	-	3:2	Reserved.		
	EN_AUDIO_DAC_BIAS	1	Enable control of audio DAC bia 0: Power-down audio DAC bia 1: Power-up audio DAC bias c	s circuit.	
	EN_AUDIO_R_VMID	0	Enable control of R-channel V	mid buffer.	

Index (Absolute)	Mnemonic	Bit	Description		
			0: Power-down R-channel 1: Power-up R-channel Vm		
67h	REG2DCE	7:0	Default: 0x00	Access: RO, R/W	
(2DCEh)	CH1_DWA_RST	7	Reset DWA. 0: Normal. 1: DWA outputs all ZERO t	to analog.	
	CH1_DAC_CLK_ENABLE	6	DAC clock gate. 0: Normal. 1: Enable DAC clock.		
	CH1_FORCE_2ND_ORDER	5	Modulator Order. 0: 1st Order. 1: 2nd Order.		
C	CH1_DAC_MODULATOR_E NABLE	4 onfi	DAC modulation enable.  0: Enable. 1: Disable.		
	CH2_DWARST 深圳	市鼎 Use	Reset DWA. 1 / 6   6   6   6   6   6   6   6   6   6	to analog.	
	CH2_DAC_CLK_ENABLE	2	DAC clock gate. 0: Normal. 1: Enable DAC clock.		
	CH2_FORCE_2ND_ORDER	1	Modulator Order. 0: 1st Order. 1: 2nd Order.		
	CH2_DAC_MODULATOR_E NABLE	0	DAC modulation enable. 0: Enable. 1: Disable.		
68h	REG2DD0	7:0	Default : 0x00	Access : RO, R/W	
(2DD0h)	CH3_DWA_RST	7	Reset DWA. 0: Normal. 1: DWA outputs all ZERO t	to analog.	
	CH3_DAC_CLK_ENABLE	6	DAC clock gate. 0: Normal. 1: Enable DAC clock.		
	CH3_FORCE_2ND_ORDER	5	Modulator Order. 0: 1st Order. 1: 2nd Order.		

AUDIO1	Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description		
	CH3_DAC_MODULATOR_E NABLE	4	DAC modulation enable. 0: Enable. 1: Disable.		
	CH4_DWA_RST	3	Reset DWA. 0: Normal. 1: DWA outputs all ZERO to analog.		
	CH4_DAC_CLK_ENABLE	2	DAC clock gate. 0: Normal. 1: Enable DAC clock.		
CH4_FORCE_2ND_ORI		1	Modulator Order. 0: 1st Order. 1: 2nd Order.		
	CH4_DAC_MODULATOR_E NABLE  MStar C	o onfi			
70h (2DE0h)	AUD_RST_MAD Internal	Use	Reset MPEG Audio Decoder M  O: Normal.  1: Software reset MAD module		
	AUD_DIS_DMA	6	Disable MIU DMA request. 0: Normal. 1: Disable (stop accessing DRAM).		
	AUD_CLR_FIFO_STA	5	Clear ES/PCMI/PCMO FIFO Status (combined with DSP).  0: Normal.  1: Clear.		
	AUD_SEL	4	0: MPEG. 1: AC3.		
	-	3:1	Reserved.		
	AUD_MADBASE_SEL	0	<ul><li>MCU sets this bit to identify whether MCU or DSP is configure MAD_OFFSET_BASE.</li><li>0: MCU.</li><li>1: DSP.</li></ul>		
70h	REG2DE1	7:0	Default : 0x00	Access: RO, R/W	
(2DE1h)	CTRL_15	7	ES1_MLINK_MODE, M-link allo	ows for modification of	
	CTRL_14	6	ES2_MLINK_MODE, M-link allows for modification of ES2_CNT.		

Index (Absolute)	Mnemonic	Bit	Description		
	CTRL_13	5	MCU1_ES1_MODE, MCU1 allows for modification of ES1_CNT		
	CTRL_12	4	MCU2_ES2_MODE, MCU2 allo	ws for modification of ES1_CNT	
	AUD_ES1R_STA	3	ES1R channel status. 0: Idle. 1: Ongoing.		
	AUD_MASK_ES1R	2	CPU mask DSP doing ES1R. 0: Normal. 1: Mask ES1R.		
	AUD_RST_PAS	1	MIPS reset Audio PAS.  0: Normal.  1: Software reset Audio PAS.  Select interrupt PIO[7] interrupt source.  0: Stream type change.  1: SAR detect.		
	AUD_SEL_INTR	o onfi			
71h	REG2DE2	7:0_	Default : 0x00	Access : R/W	
(2DE2h)	- for 深圳	7: 5	Reserved. 业有限/	公司	
	STR_TYPE ntornal	0	DVB audio stream type, to DS	SP.	
	REG2DE4	7:0	Default : 0x00	Access : R/W	
(2DE4h)	MAD_OFFSET_BASE[7:0]	7:0	MAD memory (including ES, S base[31:16].	IF and PCM) buffer	
72h	REG2DE5	7:0	Default : 0x00	Access: R/W	
(2DE5h)	MAD_OFFSET_BASE[15:8]	7:0	See description of '2DE4h'.		
73h	REG2DE6	7:0	Default : 0x00	Access : R/W	
(2DE6h)	MBASE[7:0]	7:0	Indirect configuration memory Must set MEM_CFG first.	y buffer base[23:16].	
74h	REG2DE8	7:0	Default : 0xFF	Access : R/W	
(2DE8h)	MSIZE_H[7:0]	7:0	Indirect configuration memory buffer end [15:8].  Must set MEM_CFG first.  Memory buffer end [7:0] = 0xff.  Actual buffer size = MSIZE + 1.		
75h	REG2DEA	7:0	Default : 0x00	Access : R/W	
(2DEAh)	-	7:3	Reserved.		
	MEM_CFG[2:0]	2:0	Indirect configured 0x03 and 0x04 memory space. 000: SIF-ch1 memory configuration. 001 =SIF-ch2 memory configuration. 010: ES-ch1 memory configuration.		

AUDIO1 I	Register (Bank = 2D)				
Index (Absolute)	Mnemonic	Bit	Description		
			011: ES-ch2 memory configuration: PCM-ch1 memory configuration: PCM-ch2 memory configuration: DSP data memory configuration.	uration. uration.	
76h	REG2DEC	7:0	Default : 0xFF Access : R/W		
(2DECh)	P_AUD_OUT_MODE[1:0]	7:6	DVB audio PCM output mode. 00: Stereo. 01: Left Channel. 10: Right Channel. 11: Mute.		
	P_AUD_TYPE	5	1: Free run. 0: AV sync.		
	P_AUD_MODE_CMD[4:0]  Mstar C	4:0 onfi	System command. 0-0000: Stop (mute). 0-0001: Play.		
	for 深圳	市鼎	0-0010: Play file (MHEG5/MP3). Others: Reserved.		
<u> </u>	REG2DE nternal	7:0	Default: 0x00	Access : R/W	
(2DEEh)	-	7:6	Reserved.		
	DSPDMA_CMD_STA	5	Command/Status. 0: Idle/Finish. 1: Assert to start DMA, auto-c	lear when work is finished.	
	DSPDMA_CLR_CNT	4	Clear memory counter. Clear read/write pointer. Update DMA address to base	address.	
	DSPDMA_SET_PRIORITY	3	MIU Priority. 0: Low priority. 1: High priority.		
	DSPDMA_WIDTH_SEL	2	Data width. 0: 16 bits. 1: 24 bits.		
	DSPDMA_BURST_LENGTH[ 1:0]	1:0	Burst length. 00: Reserved. 01: 2 * 64 bits. 10: 3 * 64 bits. 11: 6 * 64 bits. In 24-bit mode, it must align t	o 3 burst length.	
78h	REG2DF0	7:0	Default : 0x00	Access : R/W	

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
	DSPDMA_MIU_ADDR[7:0]	7:0	MIU start address for DMA tr Auto-increasing when DMA is Auto-wrap to base address w	
78h	REG2DF1	7:0	Default : 0x00	Access : R/W
(2DF1h)	DSPDMA_MIU_ADDR[15:8]	7:0	See description of '2DF0h'.	
79h	REG2DF2	7:0	Default: 0x00	Access : R/W
(2DF2h)	DSPDMA_DSP_ADDR[7:0]	7:0	IDMA address IAD.	
79h	REG2DF3	7:0	Default : 0x00	Access : R/W
(2DF3h)	DSPDMA_DSP_RW	7	DSP IDMA read/write DRAM. 0: Read. 1: Write.	
	DSPDMA_DSP_MEM_SEL  Mstar C	onfi	DSP IDMA start address for I Auto-increasing when DMA is 0: Select PM / CM. 1: Select DM.	
	DSPDMA_DSP_ADDR[13:8]	5:0	See description of '2DF2h'.	公司
7Ah	REG2DF4nternal	7:0	Default : 0x00	Access : R/W
	DSPDMA_DMA_SIZE[7:0]	7:0	DMA transfer size in unit of 1 It must align to burst length.	
7Ah	REG2DF5	7:0	Default : 0x00	Access : R/W
(2DF5h)	-	7:4	Reserved.	
	DSPDMA_DMA_SIZE[11:8]	3:0	See description of '2DF4h'.	
7Bh	REG2DF6	7:0	Default : 0x00	Access : R/W
(2DF6h)	-	7:2	Reserved.	
	DSPDMA_CFG[1:0]	1:0	0x58F7 ~ 0x58FA configuration. 00: DMA1. 01: DMA2. 10: DMA3.	
7Ch	REG2DF8	7:0	Default : 0x00	Access : R/W
(2DF8h)	ES1_CNT[7:0]	7:0	Allow CPU to control ES1 MIU Steps are as follows: 1: Mask DSP ES1 read (AUD_ 2: Double read and check ES 3: Read ES1_CNT.	_CTRL[10]).

AUDIO1	Register (Bank = 2D)			
Index (Absolute)	Mnemonic	Bit	Description	
			5: Unmask ES1 read.	
7Ch	REG2DF9	7:0	Default : 0x00	Access : R/W
(2DF9h)	ES1_CNT[15:8]	7:0	See description of '2DF8h'.	
7Dh	REG2DFA	7:0	Default : 0x00	Access : R/W
(2DFAh)	-	7:5	Reserved.	
	AD_CFG[2:0]	4:2	Indirect access select.  0: AD_BUF_BASE[23:8].  1: AD_BUF_BASE[7:0].  2: AD_BUF_SIZE[15:0].  3: AD_SUB_ES2_CNT[7:0].  4: AD_ADD_AD_CNT[7:0].	
	ES2_CNT_MASK	1	MIPS read ES2_CNT, must be meta-stable issue.	masked first to avoid
	AD_MODEVISTAR C	onfi	Audio Description Mode Enabl	e.
7Eh (2DFCh)	REG2DFC INDIR_WR_DATA[7:0]	7: <b>0</b>	Indirect Write Data when write Indirect Read Data when read	5 ,
7Eh	REG2DFD	7:0	Default : 0x00	Access : R/W
(2DFDh)	INDIR_WR_DATA[15:8]	7:0	See description of '2DFCh'.	,
7Fh	REG2DFE	7:0	Default : 0x00	Access : RO
(2DFEh)	ES2_CNT[7:0]	7:0	ES2_CNT for AD mode.	<u>'</u>
7Fh	REG2DFF	7:0	Default : 0x00	Access : RO
(2DFFh)	ES2_CNT[15:8]	7:0	See description of '2DFEh'.	

## IPMUX Register (Bank = 2E)

IPMUX R	IPMUX Register (Bank = 2E)				
Index (Absolute)	Mnemonic	Bit	Description		
01h	REG2E02	7:0	Default : 0x00	Access : R/W	
(2E02h)	IPMUX_SEL2[3:0]	7:4	Input source select. 0: ADC A. 1: DVI_1. 2: VD. 7: Capture. Others: Debug mode.		
	-	3:0	Reserved.		
01h ~ 1Fh	-	7:0	Default : -	Access : -	
(2E03h ~ 2E3Fh)	-	-	Reserved.		

## Scaler 1 Register (Banka # 2E) onfidential

GOP\_INT Register (Bank ÷ 2F, Sub-Bank + 00) 京 川 左 四 // 三

GOP_INT	Register (Bank = 2F, Sul	o-Ban	k = 00)
Index (Absolute)	Mnemonic TTETTAL US	Bit	Description
00h	REG2F00	7:0	Default : 0xFF
(2F00h)	SC_RIU_BANK[7:0]	7:0	Bank selection for scaler.
			00: Register of OSD/Interrupt
			01: Register of IP1 Main Window
			02: Register of IP2 Main Window
			05: Register of OPM
			06: Register of DNR
			0A: Reserved
			0C: Reserved
			0F: Register of S_VOP
			10: Register of VOP
			12: Register of SCMI
			18: Register of ACE
			19: Register of PEAKING
			1A: Register of DLC
			20: Register of OP1_TOP
			21: Register of ELA
			22: Register of TDDI
			23: Register of HVSP

Index (Absolute)	Mnemonic	Bit	Description		
			24: Register of PAFRC 25: Register of xVYCC 26: Reserved 27: Register of ACE2		
01h	REG2F02	7:0	Default : 0x00	Access : R/W	
(2F02h)	-	7:3	Reserved.		
	DBL_VS	2	Double buffer load by Vsync.		
	DBL_M	1	Double buffer load by manual.		
	DBC_EN	0	Double buffer enable.		
02h	REG2F04	7:0	Default : 0x00	Access : R/W	
(2F04h)	Mstar Confor 深圳市Internal U	鼎和	SWRST1[4]: IP, include F1 a SWRST1[3]: OP include OP: SWRST1[2]: IP_F2. SWRST1[1]: IP_F1.	and E2	
03h	REG2F06	7:0	SWRST1[0]: All engines. <b>Default : 0x00</b>	Access t D /W	
(2F06h)	REGZFUO	7:0		Access : R/W	
. ,	PDMD[1:0]	1:0	Reserved.  PowerDown mode:. 01: IDCLK. Others: IDCLK and ODCLK.		
04h	REG2F08	7:0	Default : 0x00	Access : R/W	
(2F08h)	-	7:2	Reserved.		
	VSINT_EDGE	1	OP2 VS INT Edge. 1: Tailing. 0: Leading.	1: Tailing.	
	IPVSINT_EDGE	0	IP VS INT Edge. 1: Tailing. 0: Leading.		
04h	REG2F09	7:0	Default : 0x00	Access : R/W	
(2F09h)	-	7:1	Reserved.		
	CHG_HMD	0	CHG_HMD: H Change Mode 0: Only in Leading/Tailing o		

GOP_INT	Register (Bank = 2F, Su	b-Ban	k =00)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Every Line Gen INT Pulse	during CHG Period.
05h	REG2F0A	7:0	Default: 0x00	Access : R/W
(2F0Ah)	IP_SYNC_TO_GOP_SEL[1:0]	7:6	Sync signal to GOP select. 01: IP channel 1. 10: IP channel 2.	
	GOP2IP_EN	5	GOP blending to IP enable.	
	-	4:0	Reserved.	<del>,</del>
05h	REG2F0B	7:0	Default : 0x00	Access : R/W
(2F0Bh)	-	7:6	Reserved.	
	GOP2IP_DATA_SEL[1:0]	5:4	Select GOP source for IP. 01: GOP 1. 10: GOP 2.	
	Motor Con	<b>3</b> :0	Reserved.	
06h	REG2FOD VISIAI COI	7:0	Default: 0x00	Access : R/W
(	COP_EN for 深圳市	鼎和	Enable cop for VOP2.	一
	GOP2_EN	6	Enable GOP_2 for VOP2.	
	GOP1_ENINTERNAL US	Sę (	Enable GOP_1 for VOP2.	
	-	4:0	Reserved.	
0Eh	REG2F1C	7:0	Default : 0x00	Access: R/W
(2F1Ch)	-	7:5	Reserved.	
	TST_MUX_SEL[4:0]	4:0	Test mux selection.	<del>,</del>
10h	REG2F20	7:0	Default : 0x00	Access : RO
(2F20h)	IRQ_FINAL_STATUS_7_0[7:0]	7:0	The final status of interrupt D[7]: Vtt_CHG_INT_F1. D[6]: Vtt_LOSE_INT_F2. D[5]: VSINT. D[4]: TUNE_FAIL_P. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	in SC_TOP.
10h	REG2F21	7:0	Default : 0x00	Access : RO
(2F21h)	IRQ_FINAL_STATUS_15_8[7:0]	7:0	The final status of interrupt D[7]: IPHCs_DET_INT_F1. D[6]: IPHCs_DET_INT_F2.	in SC_TOP.

GOP_INT	Register (Bank = 2F, Sul	o-Ban	k =00)	
Index (Absolute)	Mnemonic	Bit	Description	
			D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: Jitter_INT_F1. D[2]: Jitter_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
11h	REG2F22	7:0	Default: 0x00	Access : RO
(2F22h)  11h (2F23h)	Mstar Con REG2F23Or 深圳巾 IRQ_FINAL_STATUS_31_24[7:0]	7:0	The final status of interrupt D[7]: DVI_CK_LOSE_INT_F1D[6]: DVI_CK_LOSE_INT_F2D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. D[2]: Htt_CHG_INT_F2. D[1]: IPHCs1_DET_INT_F1. D[0]: IPHCs1_DET_INT_F2. Default: 0x00  The final status of interrupt D[7]: ATG_READY_INT_F1.	Access : RO
			D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	
12h	REG2F24	7:0	Default : 0x00	Access : R/W
(2F24h)	IRQ_CLEAR_7_0[7:0]	7:0	Clear interrupt for. D[7]: Vtt_CHG_INT_F1. D[6]: Vtt_LOSE_INT_F2. D[5]: VSINT. D[4]: Tune_fail_p. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.	
401	REG2F25	7:0	Default : 0x00	Access : R/W
12h	INCULI 25		D C. a a. c. i o x o o	ACCCSS I IX, VI

GOP_INT	GOP_INT Register (Bank = 2F, Sub-Bank = 00)					
Index (Absolute)	Mnemonic	Bit	Description			
			D[7]: IPHCs_DET_INT_F1.			
			D[6]: IPHCs_DET_INT_F2.			
			D[5]: IPVS_SB_INT_F1.			
			D[4]: IPVS_SB_INT_F2.			
			D[3]: Jitter_INT_F1.			
			D[2]: Jitter_INT_F2.			
			D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.			
13h	REG2F26	7:0	Default : 0x00	Access : R/W		
(2F26h)	IRQ_CLEAR_23_16[7:0]	7:0	Clear interrupt for.	-		
			D[7]: DVI_CK_LOSE_INT_F1			
			D[6]: DVI_CK_LOSE_INT_F2			
			D[5]: HS_LOSE_INT_F1.			
		<b>.</b> .	D[4]: HS_LOSE_INT_F2.			
	Mstar Con	ifide	D[3]: Htt_CHG_INT_F1.			
			D[2]: Htt CHG INT F2.	=		
	for 深圳巾	淵和	D[1] IPHCs1 DET INT F1.	一		
	Internal III		D[0]: IPHCs1_DET_INT_F2.	Г		
13h	REG2F27 NICTIAL U	5 <b>7:0</b>	Default : 0x00	Access : R/W		
(2F27h)	IRQ_CLEAR_31_24[7:0]	7:0	Clear interrupt for.			
			D[7]: ATG_READY_INT_F1.			
			D[6]: ATG_READY_INT_F2.			
			D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2.			
			D[3]: ATS_READY_INT_F1.			
			D[2]: ATS_READY_INT_F2.			
			D[1]: CSOG_INT_F1.			
			D[0]: CSOG_INT_F2.			
14h	REG2F28	7:0	Default : 0xFF	Access : R/W		
(2F28h)	IRQ_MASK_7_0[7:0]	7:0	Mask IRQ.			
			D[7]: Vtt_CHG_INT_F1.			
			D[6]: Vtt_LOSE_INT_F2.			
			D[5]: VSINT.			
			D[4]: Tune_fail_p.			
			D[3]: N/A.			
			D[2]: N/A.			
			D[1]: N/A.			
			D[0]: N/A.			

Index (Absolute)	Mnemonic	Bit	Description	
14h	REG2F29	7:0	Default : 0xFF	Access : R/W
(2F29h)	IRQ_MASK_15_8[7:0]	7:0	Mask IRQ. D[7]: IPHCs_DET_INT_F1. D[6]: IPHCs_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: Jitter_INT_F1. D[2]: Jitter_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	
15h	REG2F2A	7:0	Default : 0xFF	Access : R/W
(2F2Ah)		鼎和	Mask IRQ. D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. D[2]: Htt_CHG_INT_F2. D[1]: IPHCs1_DET_INT_F1. D[0]: IPHCs1_DET_INT_F2.	2.
15h	REG2F2B	7:0	Default : 0xFF	Access : R/W
(2F2Bh)	IRQ_MASK_31_24[7:0]	7:0	Mask IRQ. D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	
16h	REG2F2C	7:0	Default : 0x00	Access : R/W
(2F2Ch)	IRQ_FORCE_7_0[7:0]	7:0	Force a fake interrupt. D[7]: Vtt_CHG_INT_F1. D[6]: Vtt_LOSE_INT_F2. D[5]: VSINT. D[4]: Tune_fail_p. D[3]: N/A. D[2]: N/A.	

GOP_INT Register (Bank = 2F, Sub-Bank = 00)					
Index (Absolute)	Mnemonic	Bit	Description		
			D[1]: N/A. D[0]: N/A.		
16h	REG2F2D	7:0	Default : 0x00	Access : R/W	
(2F2Dh)	IRQ_FORCE_15_8[7:0]	7:0	Force a fake interrupt. D[7]: IPHCs_DET_INT_F1. D[6]: IPHCs_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: Jitter_INT_F1. D[2]: Jitter_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.		
17h	REG2F2E	7:0	Default : 0x00	Access : R/W	
(2F2Eh)	for 深圳市 Internal Us		Force a fake interrupt. D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F1 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. D[2]: Htt_CHG_INT_F2. D[1]: IPHCs1_DET_INT_F1. D[0]: IPHCs1_DET_INT_F2.	2. =	
17h	REG2F2F	7:0	Default : 0x00	Access : R/W	
(2F2Fh)	IRQ_FORCE_31_24[7:0]	7:0	Force a fake interrupt.  D[7]: ATG_READY_INT_F1.  D[6]: ATG_READY_INT_F2.  D[5]: ATP_READY_INT_F1.  D[4]: ATP_READY_INT_F2.  D[3]: ATS_READY_INT_F1.  D[2]: ATS_READY_INT_F2.  D[1]: CSOG_INT_F1.  D[0]: CSOG_INT_F2.		
18h	REG2F30	7:0	Default : 0x00	Access : RO	
(2F30h)	IRQ_RAW_STATUS_7_0[7:0]	7:0	The raw status of interrupt s D[7]: Vtt_CHG_INT_F1. D[6]: Vtt_LOSE_INT_F2. D[5]: VSINT. D[4]: Tune_fail_p.	source.	

GOP_INT	GOP_INT Register (Bank = 2F, Sub-Bank =00)					
Index (Absolute)	Mnemonic	Bit	Description			
			D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A.			
18h	REG2F31	7:0	Default : 0x00	Access : RO		
(2F31h)	IRQ_RAW_STATUS_15_8[7:0]	7:0	The raw status of interrupt s D[7]: IPHCs_DET_INT_F1. D[6]: IPHCs_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: Jitter_INT_F1. D[2]: Jitter_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2.	source.		
19h	REG2F32VIStar Con	7:0	Default: 0x00	Access : RO		
(2F32h)	Internal Us	鼎禾 se(	The raw status of interrupt s D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. D[2]: Htt_CHG_INT_F2. D[1]: IPHCs1_DET_INT_F1. D[0]: IPHCs1_DET_INT_F2.			
19h	REG2F33	7:0	Default : 0x00	Access : RO		
(2F33h)	IRQ_RAW_STATUS_31_24[7:0]	7:0	The raw status of interrupt s D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATP_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. D[0]: CSOG_INT_F2.	source.		
20h	REG2F40	7:0	Default : 0x00	Access : RO		
(2F40h)	BIST_FAIL_0[7:0]	7:0	BIST fail status for LBI.			
20h	REG2F41	7:0	Default : 0x00	Access : RO		

Index (Absolute)	Mnemonic	Bit	Description	Description		
	-	7:3	Reserved.			
	BIST_FAIL_0[10:8]	2:0	See description of '2F40h'.			
21h	REG2F42	7:0	Default : 0x00	Access : RO		
(2F42h)	-	7	Reserved.			
	BIST_FAIL_1[6:0]	6:0	BIST fail status for OP1.			
22h	REG2F44	7:0	Default : 0x00	Access : RO		
2F44h)	BIST_FAIL_2[7:0]	7:0	BIST fail status for VOP, VIF	P		
22h	REG2F45	7:0	Default : 0x00	Access : RO		
2F45h)	-	7:5	Reserved.			
	BIST_FAIL_2[12:8]	4:0	See description of '2F44h'.			
(05461)	REG2F46	7:0	Default : 0x00	Access : RO		
	BIST_FAIL_3[7:0]	7:0	BIST fail status for SCF.			
	REG2F47VISTAL CON	17:0	Default: 0x00	Access : RO		
2F47h)	- for 深圳市 BIST_FAIL_3[8]	17:15 0	Reserved. / See description of '2F46h'.			
24h	REG2F48 nternal U	S 7:0	Default : 0x00	Access : RO		
2F48h)	BIST_FAIL_4[7:0]	7:0	BIST fail status for OD.			
24h	REG2F49	7:0	Default : 0x00	Access : RO		
2F49h)	-	7:6	Reserved.			
	BIST_FAIL_4[13:8]	5:0	See description of '2F48h'.			
33h	REG2F66	7:0	Default : 0xE1	Access : R/W		
(2F66h)	WDT_VSEL[3:0]	7:4	Vsync lose watch dog timer	flag select.		
	WDT_HSEL[3:0]	3:0	Hsync lose watch dog timer	flag select.		
33h	REG2F67	7:0	Default : 0x00	Access : R/W		
(2F67h)	-	7:1	Reserved.			
	WDT_EN	0	H/V sync lose watch dog tin	ner count enable.		

## IP1\_M Register (Bank = 2F, Sub-Bank =01)

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	SC_RIU_BANK[7:0]  Mstar Cc	nfic F鼎	Bank selection for scaler.  00: Register of OSD/Interrupt  01: Register of IP1 Main Window  02: Register of IP2 Main Window  05: Register of OPM  06: Register of DNR  0A: Reserved  0C: Reserved  0F: Register of S_VOP  10: Register of VOP  12: Register of SCMI  18: Register of ACE  19: Register of DLC  20: Register of OP1_TOP	
02h	REG2F04	7:0	Default : 0x83	Access : R/W
(2F04h)	NO_SIGNAL	7	Input source enable. 0: Enable. 1: Disable; output is free-run	
	AUTO_DETSRC[1:0]	6:5	Input Sync Type. 00: Auto detected. 01: Input is separated HSYNC 10: Input is Composite sync. 11: Input is sync-on-green (S	C and VSYNC.
	COMP_SRC	4	CSYNC/SOG select (only usef 0: CSYNC. 1: SOG.	ful when STYPE = 00).
	CSC_EN	3	Input CSC function. 0: Disable (RGB -> RGB, defa	ault).

Index (Absolute)	Mnemonic	Bit	Description	
			1: Enable (RGB -> YCbCr).	
	SOURCE_SELECT[2:0]	2:0	Input Source Select. 000: Analog 1. 001: Analog 2. 010: Analog 3. 011: DVI. 100: Video. 101: HDTV. 111: HDMI.	
02h	REG2F05	7:0	Default : 0x00	Access : R/W
(2F05h)	FVDO_DIVSEL	7	default). 1: Enable (use 02h[14:12] as	n/W, used when input is video,
	- IVISIAI CC	11610	Reserved.	. —
	VD_PORTEST 深圳T	深圳市鼎聚等可收有限公司		<b>》</b> 司
	<u>Internal l</u>	Jse	1. Port Ly	
	VD_ITU	4	VD ITU656 out, and Digital Ir	n for scaler.
	VDEXT_SYNMD	3	External VD Using Sync.  0: Sync is Generated from Da  1: Sync from External Source	•
	YCBCR_EN	2	Input Source is YPbPr Format	
	VIDEO_SELECT[1:0]	1:0	F	
03h	REG2F06	7:0	Default : 0x18	Access : R/W
(2F06h)	DIRECT_DE	7		ole Range. nly V position can be adjusted. as sample range, both H and V
	DE_ONLY_ORI	6	DE Only. HSYNC and VSYNC are ignored. 0: Disable. 1: Enable.	

_	egister (Bank = 2F, Sub		-		
Index (Absolute)	Mnemonic	Bit	Description		
	VS_DLYMD	5	Input VSYNC Delay select. 0: Delay 1/4 input HSYNC. 1: No delay.		
	HS_REFEG	4	Input HSYNC reference edge select.  0: From HSYNC leading edge.  1: From HSYNC tailing edge.  Input VSYNC reference edge select.  0: From VSYNC leading edge.  1: From VSYNC tailing edge.		
	VS_REFEG	3			
	EXTEND_EARLY_LN	2	Early Sample Line Select. 0: 8 lines. 1: 16 lines.		
	VWRAP Mstar Co	1 onfic	Input image Vertical wrap.  0: Disable.  1: Enable.		
	HWRAP for 深圳市	鼎	Input image Horizontal wrap.  0: Disable.		
001	<u>Internal l</u>	Jse	1: Enable.		
03h (2F07h)	FRCV	<b>7:0</b>	Default: 0x80  Source Sync Enable.  1: Display will adaptive follow the Source.  If Display Select this source.  0: Display Free Run.  If Display Select this source.		
	AUTO_UNLOCK	6	Auto Lost Sync Detect Enable.  When Mode Change.  The Sync Process for this window will be stop until.  Set Source Sync Enable = 1 again.  This is the.  Backup solution for Coast.		
	FREE_FOLLOW	5	No memory bank control (used when FRCV=1).		
	FRC_FREEMD	4	Force output odd/even toggle when. 2DDi for interlace input		
	DATA10BIT	3	Set 10 bit input mode.		
	DATA8_ROUND	2	Use rounding for 8 bits input mode.		

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
	RESERVED	0		
04h	REG2F08	7:0	Default : 0x01	Access : R/W
(2F08h)	SPRANGE_VST[7:0]	7:0	Image vertical sample start p	point, count by input HSYNC.
04h	REG2F09	7:0	Default : 0x00	Access : R/W
(2F09h)	-	7:3	Reserved.	
	SPRANGE_VST[10:8]	2:0	See description of '2F08h'.	
05h	REG2F0A	7:0	Default: 0x01	Access : R/W
(2F0Ah)	SPRANGE_HST[7:0]	7:0	Image horizontal sample star	t point, count by input HSYNC.
05h	REG2F0B	7:0	Default : 0x00	Access : R/W
(2F0Bh)	-	7:3	Reserved.	
	SPRANGE_HST[10:8]	2:0	See description of '2F0Ah'.	
06h	REG2F0C	7:0	Default : 0x10	Access : R/W
(2F0Ch)	SPRANGE_VDC[7:0] r CC	PtdC	Image vertical resolution (ve	rtical display enable area count
	for 深圳市	一見	by line).	
06h	REG2F0D	7:0	Default: 0x00	Access : R/W
(2F0Dh)	<ul> <li>Internal L</li> </ul>	532	Reserved.	
	SPRANGE_VDC[10:8]	2:0	See description of '2F0Ch'.	1
07h	REG2F0E	7:0	Default : 0x10	Access: R/W
(2F0Eh)	SPRANGE_HDC[7:0]	7:0	Image horizontal resolution (count by line).	vertical display enable area
07h	REG2F0F	7:0	Default : 0x00	Access : R/W
(2F0Fh)	-	7:3	Reserved.	
	SPRANGE_HDC[10:8]	2:0	See description of '2F0Eh'.	
08h	REG2F10	7:0	Default: 0x20	Access : R/W
(2F10h)	FOSVDCNT_MD	7	Force Ext VD count adjustme 0: Disable. 1: Enable.	ent Mode.
	VDCNT[1:0]	6:5	VD count for adjusting order first pixel UV order. 00: Normal. 01: 1. 10: 2. 11: 3.	of UV, count from Hsync to
	VD_NOMASK	4	EAV/SAV Mask for Video.	

IP1_M Register (Bank = 2F, Sub-Bank =01)				
Index (Absolute)	Mnemonic	Bit	Description	
			0: Mask. 1: No mask.	
	IHSU	3	Input Hsync Usage.  When ISEL = 000 or 001 or 0 0: Use Hsync to perform mod to sample pixel. 1: Use Hsync only.  When ISEL = 011:(DVI). 0: Normal. 1: Enable DE Ahead/Delay ac When ISEL = 100:(VD). 0: Normal. 1: Output Black at blanking.	le detection, HSOUT from ADC
	INTLAC_LOCKAVG	2	2 Field time average (Interlace Lock Position Average 11 C Y/C Swap (only useful for 16/20-bit video inputs).  0: Normal.  1: Y/C swap. / 有限公司	
	VDO_YC_SWABTAR CC	nfic		
	for 深圳市	鼎		
	vdo_ml_swapernal l	Jse	MSB/LSB Swap. 0: Normal. 1: MSB/LSB swap.	
08h	REG2F11	7:0	Default : 0x00	Access : R/W
(2F11h)	VDCLK_INV	7	External VD Port 0 Clock Inve	erse.
	-	6	Reserved.	
	YPBPR_HS_SEPMD	5	YPbPr HSYNC Select Mode to 0: Use Separate Hs for Coast 1: Use PLL Hsout for Coast Po	Period.
	-	4	Reserved.	
	VDCLK_DLY[3:0]	3:0	External VD Port 0 Clock dela	y.
09h	REG2F12	7:0	Default : 0x00	Access : R/W
(2F12h)	CSC_DITHEN	7	CSC Dithering Enable when 0	2h[3]=1.
	INTLAC_DET_EDGE	6	Interlace detect Reference Ed 0: Leading edge. 1: Tailing edge.	dge.
FILED_ABSMD  5 Interlace detect using Middle Poir (03h[5]=0 is better).		Point Method.		
	INTLAC_AUTO	4	Interlace /Progressive Manua	l Switch mode.

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)		
Index (Absolute)	Mnemonic	Bit	Description		
			0: Auto Switch VST(04), VDC 1: Disable Auto Switch VST(0	• •	
	Y_LOCK[3:0]	3:0	Early Sample Line for Capture Port Frame information Switch.  0000: 8 Line Ahead from SPRange_Vst.  0001: 1 Line Ahead from SPRange_Vst.  0010: 2 Line Ahead from SPRange_Vst.  0011: 3 Line Ahead from SPRange_Vst.   1111: 15 Line Ahead from SPRange_Vst.		
0Ah	REG2F14	7:0	Default : 0x00	Access : R/W	
(2F14h)	IP_INT_SEL[7:0]	7:0	No load (Reserved).		
0Bh	REG2F17	7:0	Default : 0x00	Access : R/W	
(2F17h)	H_MIR Mstar Co	nfic 6:0	H Mirror Enable. Reserved.		
0Ch	REG2F18OT 深圳下	了場	Default : 0x00	Access : R/W	
(2F18h)	- Internel I	7:2	Reserved.		
	AUTO_INTLAC_INV	Jac	Auto Filed Switch Mode Filed	Inverse.	
	AUTO_INTLAC_MD	0	Auto Field Switch Mode for Vi	tt = 2N+1  and  4N+1.	
0Ch	REG2F19	7:0	Default : 0x00	Access : R/W	
(2F19h)	CS_DET_CNT[7:0]	7:0	Composite Sync Separate Dec 0: HW Auto Decide. 1: SW Program.	cision Count.	
0Dh	REG2F1A	7:0	Default : 0x00	Access : R/W	
(2F1Ah)	OVERSAP_EN	7	FIR Down Sample Enable, for FIR Double rate 2x -> FIR Purpose.  0: No down, 5 tap support.  1: Down Enable, ratio / tap depend on 0D[3:0].		
	OVERSAP_PHS[2:0]	6:4	FIR Down Sample Divider Pha	ase.	
	OVERSAP_CNT[3:0]	3:0	FIR Down Sample Divider, for FIR Double rate 2x -> 1x after FIR Purpose.  0: No down, 5 tap.  1: 2 to 1 down, 11 tap. else: Reserved. For ExtVD is CCIR656, set to 0 and OverSap_En = 1 will do 2X oversample.		

IP1_M Re	egister (Bank = 2F, Sub	-Bank	( <b>=01</b> )		
Index (Absolute)	Mnemonic	Bit	Description		
0Eh	REG2F1C	7:0	Default : 0x00	Access : RO, R/W	
(2F1Ch)	ATG_HIR	7	Max value flag for R channel 0: Normal. 1: Max value (255) value who ATG_Data_MD = 0. Output over max value (255) ATG_Data_MD = 1.	en.	
	ATG_HIG	6	Max value flag for G channel 0: Normal. 1: Max value (255) value who ATG_Data_MD = 0. Output over max value (255) ATG_Data_MD = 1.	en.	
	Mstar Co for 深圳市	nfic 上學	Max value flag for B channel  O: Normal.  1: Max value (255) value who	٠,	
	Internal l		ATG_Data_MD = 0. Pt  P  P  P  P  P  P  P  P  P  P  P  P		
	ATG_CALMD	4	ADC Calibration Enable. 0: Disable. 1: Reserved.		
	ATG_DATA_MD	3	Auto Gain Result selection.  0: Output has max/min value  1: Output is overflow/underflow		
	ATG_HISMD	2	Auto Gain Mode.  0: Normal mode (result will b 1: History mode (result remail 0).	·	
	ATG_READY	1	Auto Gain Result Ready. 0: Result not ready. 1: Result ready.		
	ATG_EN	0	Auto Gain Function Enable.  0: Disable.  1: Enable.		
0Eh	REG2F1D	7:0	Default : 0x00	Access : RO, R/W	
(2F1Dh)	ATG_10BIT	7	Auto gain 10bits mode.		

IP1_M R	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
	AV_DET	6	AV Detect for Cb Cr. 0: CbCr Range is define by 03 YCbCr_En. 1: Cb Cr Min is define in 89 A Cb Cr Max is define in 8A ATF	TP_GTH.
	-	5:3	Reserved.	
	ATG_UPR	2	= 0.	FG_CalMD = 0, ATG_Data_MD ecrease offset) when ACE = 1.
	ATG_UPG  Mstar Co	1 Infic	Min value flag for G channel.  0: Normal.	ΓG_CalMD = 0, ATG_Data_MD
	ATG_UPB OT 深圳市	鼎市	Calibration result (needs to do Min value flag for B channel.  O: Normal.	ecrease offset) when ACE = 1.
	Internal l	Jse	1: Min value present when AT = 0.	ΓG_CalMD = 0, ATG_Data_MD
OFL	DECOFIE	7.0	•	ecrease offset) when $ACE = 1$ .
0Fh (2F1Eh)	REG2F1E AUTO_COAST	<b>7:0</b> 7	Default: 0x00  Auto Coast enable when mod 0: Disable. 1: Enable.	Access : R/W le change.
	OP2_COAST	6	. Coast Status (Read only). 0: Coast is inactive. 1: Coast is active (free run).	
	ATPSEL[1:0]	5:4	Auto Phase Value Select (read 00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value.	d from registers 0x8C~0x8F).
	PIP_SW_DOUBLE	3	Double Sample for. 1. VD. 2. Ext VD 656 Format. 3. Ext 444 Format.	

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
			The Purpose is to provide 2X Pixel Rate. For FIR Down Sample, and give 11 TAP Filter.	
	ATGSEL[2:0]	2:0	Select Auto Gain Report for Reg 7D.  000: Minimum R value.  001: Minimum G value.  010: Minimum G value.  011: Maximum R value.  100: Maximum G value.  101: Maximum B value.  11x: Reserved.	
10h	REG2F20	7:0	Default : 0x00 Access : RO, R/W	
(2F20h)	JIT_R  JIT_SWCIN_STAT Co	7 Infic F鼎	Jitter function Left / Right result for 86h and 87h.  0: Left result.  1: Right result.  Jitter Software clear.  0: Not clear.  1: Clear.	
	- Internal I	احما	Reserved.	
	JITTER_HISMD	4	Jitter function Mode. 0: Update every frame. 1: Keep the history value.	
	JITTER	3	JITTER function Result. 0: No JITTER. 1: JITTER present.	
	ATS_HISMD	2	Auto position function Mode. 0: Update every frame. 1: Keep the history value.	
	ATS_READY	1	Auto position result Ready.  0: Result ready.  1: Result not ready.	
	ATS_EN	0	Auto position function Enable.  0: Disable.  1: Enable.  Disable-to-enable needs at least 2 frame apart for ready bit to settle.	
10h	REG2F21	7:0	Default : 0x00 Access : R/W	
(2F21h)	THOLD[3:0]	7:4	Auto position Valid Data Value.	

Index	Mnemonic	Bit	Description		
(Absolute)		Dic	Description		
			0000: Valid if data >= 0000 (	0000.	
			0001: Valid if data >= 0001 (		
			0010: Valid if data >= 0010 (	0000.	
			1111: Valid if data >= 1111 (	0000.	
	-	3:1	Reserved.		
	ATS_PIXMD	0	Auto Position Force Pixel Mod	le.	
			0: DE or Pixel decide by the S	Source.	
			1: Force Pixel Mode.	T	
11h	REG2F22	7:0	Default : 0x00	Access : RO	
(2F22h)	ATGSEL_VALUE[7:0]	7:0	Auto Gain Value. (selected by register 0Fh[2:0]	]).	
11h	REG2F23	7:0	Default : 0x00	Access : RO	
(2F23h)	<ul> <li>Mstar Co</li> </ul>	772	Reserved.		
	ATGSEL_VALUE[9:8]	_1:0	See description of '2F22h'.		
12h	REG2F24O「沐川「	7:0	Default: 0x00日 尺 乙	Access : RO	
(2F24h)	ATS_VSTDBUF[7:0]	7:0	Auto position detected result	Vertical Starting point.	
12h	REG2F25	7:0	Default : 0x00	Access : RO	
(2F25h)	-	7:3	Reserved.		
	ATS_VSTDBUF[10:8]	2:0	See description of '2F24h'.		
13h	REG2F26	7:0	Default : 0x00	Access : RO	
(2F26h)	ATS_HSTDBUF[7:0]	7:0	Auto position detected result	Horizontal Starting point.	
13h	REG2F27	7:0	Default : 0x00	Access : RO	
(2F27h)	-	7:4	Reserved.		
	ATS_HSTDBUF[11:8]	3:0	See description of '2F26h'.		
14h	REG2F28	7:0	Default : 0x00	Access : RO	
(2F28h)	ATS_VEDDBUF[7:0]	7:0	Auto position detected result	Vertical End point.	
14h	REG2F29	7:0	Default : 0x00	Access : RO	
(2F29h)	-	7:3	Reserved.		
	ATS_VEDDBUF[10:8]	2:0	See description of '2F28h'.		
15h	REG2F2A	7:0	Default : 0x00	Access : RO	
(2F2Ah)	ATS_HEDDBUF[7:0]	7:0	Auto position detected result	Horizontal End point.	
15h	REG2F2B	7:0	Default : 0x00	Access : RO	
(2F2Bh)	-	7:4	Reserved.		

Index	Mnemonic	Bit	Description	
(Absolute)	ATS_HEDDBUF[11:8]	3:0	See description of '2F2Ah'.	
 16h	REG2F2C	7:0	Default : 0x00	Access : RO
(2F2Ch)	REG_JLST[7:0]	7:0	Jitter function detected Lef	
16h	REG2F2D	7:0	Default : 0x00	Access : RO
(2F2Dh)	-	7:4	Reserved.	
	REG_JLST[11:8]	3:0	See description of '2F2Ch'.	
17h	REG2F2E	7:0	Default : 0x00	Access : R/W
(2F2Eh)	-	7:6	Reserved.	
	L12_LIMIT_EN	5	Background Noise reductio 0: Disable. 1: Enable.	n Enable.
	HIPX_LIMITAEN CO	nfic	High level Noise reduction 0: Disable.	
	- for 深圳市	詞	Reserved.	公司———
	PIX_TH[2:0] ternal l	J200	Auto Noise Level.	
			111: Noise level = 16.	
18h	REG2F30	7:0	Default: 0x01	Access : R/W
(2F30h)	ATP_GTH[7:0]	7:0	Auto Phase Gray scale Thre ATPN[31:24] = 0.	eshold for ATP[23:16] when
18h	REG2F31	7:0	Default : 0x10	Access : R/W
(2F31h)	ATP_TH[7:0]	7:0	Auto Phase Text Threshold	for ATP[31:24].
19h	REG2F32	7:0	Default : 0x00	Access : RO, R/W
(2F32h)	-	7	Reserved.	
	ATP_GRY	6	Auto Phase Gray scale dete	ect (Read Only).
	ATP_TXT	5	Auto Phase Text detect (Re	ead Only).
	ATPMASK[2:0]	4:2	Auto Phase Nose Mask.	
			000: Mask 0 bit, default va	lue.
			001: Mask 1 bit.	
			010: Mask 2 bit.	
			011: Mask 3 bit. 100: Mask 4 bit.	
			100: Mask 4 bit. 101: Mask 5 bit.	
	İ	Ì	TOT' LIGSK 2 DIC	

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
			111: Mask 7 bit.	
	ATP_READY	1	Auto Phase Result ready. 0: Result not ready. 1: Result ready.	
	ATP_EN	0	Auto Phase function Enable. 0: Disable. 1: Enable.	
1Ah	REG2F34	7:0	Default: 0x00	Access : R/W
(2F34h)	ATP[7:0]	7:0	Auto Phase Value.	
1Ah	REG2F35	7:0	Default : 0x00	Access : R/W
(2F35h)	ATP[15:8]	7:0	See description of '2F34h'.	
1Bh	REG2F36	7:0	Default : 0x00	Access : R/W
(2F36h)	ATP[23:16]	7:0	See description of '2F34h'.	
1Bh	REG2F37	7:0	Default : 0x00	Access : R/W
(2F37h)	ATP[31:24]) r 深圳 r	7.0	See description of '2F34h'.	/
1Ch	REG2F38	7:0	Default : 0x00	Access : RO, R/W
(2F38h)	LB_TUNE_READY	JSe	Input VSYNC Blanking Status 0: In display. 1: In blanking.	
	DELAYLN_NUM[2:0]	6:4	Delay Line After Sample V St	art for Input Trigger Point.
	-	3:2	Reserved.	
	UNDERRUN	1	Under run status for FIFO.	
	OVERRUN	0	Over run status for FIFO.	
1Dh	REG2F3A	7:0	Default : 0x05	Access : R/W
(2F3Ah)	-	7	Reserved.	
	DE_LOCKH_MD	6	DE Lock H Postion Mode.	
	HSTOL[5:0]	5:0	HSYNC Tolerance for Mode Change. 5: Default value.	
1Dh	REG2F3B	7:0	Default: 0x01	Access : R/W
(2F3Bh)	VDO_VEDGE	7	Interlace mode VSYNC refere	ence edge.
	RAW_VSMD	6	Bypass mode Raw VSYNC ou	tput from SYNC Separator.
	HTT_FILTERMD	5	Auto No signal Filter mode. 0: Disable. 1: Enable (update Htt after 4	sequential lines over

IP1_M R	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
			tolerance).	
	AUTO_NO_SIGNAL	4	Auto No signal Enable. This Will Auto Set Current Ba	nk 02[7] = 1 if Mode Change.
	VS_TOL[3:0]	3:0	VSYNC Tolerance for Mode C 1: Default value.	hange.
1Eh	REG2F3C	7:0	Default : 0x00	Access: RO, R/W
(2F3Ch)	SOG_OFFMUX[1:0]	7:6	Off Line SOG source select.  00: Select analog 1 SOG.  01: Select analog 2 SOG.  10: Select analog 3 SOG.	
	IPHCS0_ACT	5	Analog 1 HSYNC Pin Active.	
	IPHCS1_ACT	4	Analog 2 HSYNC Pin Active.	
	IPHS_SB_S  Mstar Co	nfic	Input normalized HSYNC pin Show input HSYNC pin direct (Active Low).	
	IPVS_SB_SOT 洋圳下	7號	Input normalized VSYNC pin Show input VSYNC pin direct	
	Internal l	Jse	(Active Low).	.,,
	OPHS	1	Output normalized HSYNC pin Show output HSYNC pin direct (Active Low).	
	OPVS	0	Output normalized VSYNC pin Show output VSYNC pin direct (Active Low).	
1Eh	REG2F3D	7:0	Default : 0x00	Access : RO
(2F3Dh)	IPVS_ACT	7	Input On Line Source VSYNC 0: Not active. 1: Active.	Active.
	IPHS_ACT	6	Input On Line Source HSYNC 0: Not active. 1: Active.	Active.
	CS_DET	5	Composite Sync Detected sta 0: Input is not composite syn 1: Input is detected as composite	IC.
	SOG_DET	4	Sync-On-Green Detected stat 0: Input is not SOG.	rus.

IP1_M Re	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Input is detected as SOG.	
	INTLAC_DET	3	Interlace / Non-interlace dete 0: Non-interlace. 1: Interlace.	ecting result by this chip.
	FIELD_DET	2	Input odd/even field detectin 0: Even. 1: Odd.	g result by this chip.
	HSPOL	1	Input On Line Source HSYNC this chip. 0: Active low. 1: Active high.	polarity detecting result by
	vspol Mstar Co	o vofic	chip. 0: Active low.	polarity detecting result by this
			1: Active high.	_
1Fh (2F3Eh)	REG2F3FOF 深圳了	<b>7:0</b> 7:0	Input Vertical Total, count by	Access : R/W
1Fh	REG2F3F Nternal L	150	Default \0x00	Access : R/W
(2F3Fh)	VS_PW_VDOMD	7	VSYNC Raw Pulse Width for N	Measurement.
	-	6	Reserved.	
	HSPW_SEL	5	Vsync Pulse Width Read Enab The Report is shown in Curre	
	-	4:3	Reserved.	
	VTT[10:8]	2:0	See description of '2F3Eh'.	
20h	REG2F40	7:0	Default : 0x00	Access : R/W
(2F40h)	HTT_FOR_READ[7:0]	7:0	Input Horizontal Period, coun	t by reference clock.
20h	REG2F41	7:0	Default : 0x00	Access : R/W
(2F41h)	LN4_DETMD	7	Input HSYNC period Detect M 0: 1 line. 1: 8 lines.	lode.
	TEST_CSHTT	6	Report Sync Separator Htt by 0: Htt Report by Mode Detect 1: Htt Report by Sync Separa	tor.
	HTT_FOR_READ[13:8]	5:0	See description of '2F40h'.	
21h	REG2F42	7:0	Default : 0x00	Access : R/W

IP1_M Re	egister (Bank = 2F, Sub	-Bank	( <b>=01</b> )
Index (Absolute)	Mnemonic	Bit	Description
	FIELD_SWMD	7	Shift Line Method When Field Switch. 0: Old method. 1: New method.
	COAST_HS_SEPMD	6	HSYNC in coast for Data Capture. 0: HSOUT (recommended). 1: Re-shaped HSYNC.
	USR_VSPOL	5	User defined input VSYNC Polarity, active when USR_VSPOLMD =1. 0: Active low. 1: Active high.
	USR_VSPOLMD	4	Input VSYNC polarity judgment. 0: Use result of internal circuit detection. 1: Defined by user (Usr_VsPol).
	USR_HSPOL Mstar Co		00.0.00
	for 深圳市	鼎	0: Active low. 有限公司 1: Active high. 有限公司
	USR_HSPOHMOErnal L	J <del>s</del> e	Input HSYNC polarity judgment.  0: Use result of internal circuit detection.  1: Defined by user (Usr_HsPol).
	USR_INTLAC	1	User defined non-interlace/interlace, active when USR_INTLACMD = 1. 0: Non-interlace. 1: Interlace.
	USR_INTLACMD	0	Interlace judgment. 0: Use result of internal circuit detection. 1: Defined by user (Usr_IntLac).
21h	REG2F43	7:0	Default : 0x00 Access : R/W
(2F43h)	MEMSYN_TO_VS[1:0]	7:6	Memory control Switch Method. 00: Sample V End. 01: Sample V Start. 10: Sample V Start Ahead by Current Bank 09[3:0]. 11: Sample V Start Ahead by Current Bank 09[3:0] x 2.
	DE_ONLY_HTT_CHGMD	5	DE Only mode Htt Change status mode.  0: Mode Change Provide in data clock Domain.  1: Mode Change Provide in data clock and Fix Clock Domain (recommended).

	egister (Bank = 2F, Sub			
Index (Absolute)	Mnemonic	Bit	Description	
	DE_ONLY_HTT_SRC	4	DE Only mode Htt Report So 0: Form Input DE. 1: From Re-generated DE.	urce.
	ADC_VIDEO_FINV	3	Component Video Field Inver ADC_Video = 1 for Data Alig 0: Normal. 1: Invert.	
	EXT_FIELDMD	2	Video External Field. 0: Use result of internal circu 1: Use external field.	uit detection.
	FIELD_DETMD	1	Interlace Field detect method 0: Use the HSYNC numbers of 1: Use the relationship of VS	of a field to judge.
	FIELD_INVISION CO	nfic	Interlace Field Invert.  O: Normal.	
22h	REG2F44 STATE	7:0	Default : 0x00 Access : RO	
(2F44h)	HSPW[7:0]nternal \	J3 <del>e</del>	Pulse Width Report.  If Current Bank HSPW_sel (1F[13]) = 0, Report HSYNC.  If Current Bank HSPW_sel (1F[13]) = 1, Report VSYNC.	
23h	REG2F46	7:0	Default : 0x1E	Access : R/W
(2F46h)	DVICK_WIDTH[7:0]	7:0	0x1E). Cah[6] = 0: DVI clock is OK, 23h/128.	sing, Freq(DVI) < Freq(xtal) *
23h	REG2F47	7:0	Default: 0x00	Access: RO, R/W
(2F47h)	VD_FREE	7	Video in Free Run Mode (Rea	ad Only).
	MIN_VTT[6:0]	6:0	Minimum Vtt. When detected Vtt < MIN_V interlace freerun mode.	TT[6:0] x 16, into the video
24h	REG2F48	7:0	Default : 0x00	Access : R/W
(2F48h)	VS_SEP_SEL	7	SYNC Separator VSYNC for N 0: RAW VSYNC (H / V Relation Detect).	

IP1_M R	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: HSYNC Align VSYNC (H / \Interlace Detect).	/ Relationship is lose for
	VIDEO_D1L_H	6	Component Video Delay Line (VIDEO_D1L_H + Video_D1L 00: Delay 1 Line for Another 01: Delay 2 Line for Another 10: Delay 3 Line for Another 11: Delay 4 Line for Another	_L) =. Field. Field. Field.
	ADC_VIDEO	5	ADC Input Select. 0: PC Source. 1: Component Video.	
	VIDEO_D1L_L  Mstar Cc	4 Infic	Component Video Delay Line (Video_D1L_H + VIDEO_D1L 00: Delay 1 Line for Another 01: Delay 2 Line for Another	_L) =. Field.
	for 深圳市	_	10: Delay 3 Line for Another 11: Delay 4 Line for Another	Field.
	cs_cut_moternal l	Jše	Composite SYNC cut mode. (Test Purpose). 0: Disable. 1: Enable.	
	EXTVS_SEPINV	2	External VSYNC polarity (only 0: Normal. 1: Invert.	v used when Coast_SrcS is 1).
	COAST_SRC	1	Coast VSYNC Select. 0: Internal Separated VSYNC 1: External VSYNC.(Test Purp	
	COAST_POL	0	Coast Polarity to PAD.	
24h	REG2F49	7:0	Default : 0x00	Access : R/W
(2F49h)	COAST_FBD[7:0]	7:0	Front tuning.  00: Coast start from 1 HSYNO 01: Coast start from 2 HSYNO &.  254: Coast start from 255 HS 255: Coast start from 256 HS	C leading edge, default value.  SYNC leading edge.
25h	REG2F4A	7:0	Default: 0x00	Access : R/W
(2F4Ah)	COAST_BBD[7:0]	7:0	End tuning.	

Index (Absolute)	Mnemonic	Bit	Description
			00: Coast end at 1 HSYNC leading edge. 01: Coast end at 2 HSYNC leading edge, default value. &. 254: Coast end at 255 HSYNC leading edge. 255: Coast end at 256 HSYNC leading edge.
26h	REG2F4C	7:0	Default : 0x00 Access : R/W
(2F4Ch)	GR_DE_EN	7	DE or HSYNC post Glitch removal function Enable.  0: Disable.  1: Enable.
	FILTER_NUM[2:0]	6:4	DE or HSYNC post Glitch removal Range. Analog:. 000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock.
	Mstar Co		111: 7 XTAL clock.
			DVI: cock.限公司
	Internal l	Jse	001: 1x8 input clock. 010: 2x8 input clock. 111: 7x8 input clock.
	GR_HS_VIDEO	3	Input HSYNC Filter. When input source is analog:. 0: Filter off. 1: Filter on. When input source is DVI:. 0: Normal. 1: More tolerance for unstable DE.
	GR_EN	2	Input sync sample mode. 0: Normal. 1: Glitch-removal.
	HVTT_LOSE_MD	1	Htt/Vtt Lost Mode for INT.  0: By counter overflow.  1: By counter overflow + Active Detect IPVs_Act, IPHs_Act (E1[7:6]).  (recommend).
	IDCLK_INV	0	Capture Port Sample CLK Invert. 0: Normal. 1: Invert.

IP1_M R	egister (Bank = 2F, Sub	-Bank	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
27h (2F4Eh)	REG2F4E	7:0	Default : 0x00	Access : R/W
	AFT	7	ATP Filter for Text (4 frames). 0: Disable. 1: Enable.	
	IDHTT	6	DE only mode HTT count by IDCLK.  0: Disable.  1: Enable.	
	VSGR	5	VSYNC glitch removal with line less than 2 (DE Only). 0: Disable. 1: Enable.	
	VSP	4	VSYNC Protect with V total (DE Only). 0: Disable. 1: Enable.	
	Mstar Co	n³ic	Reserved.	
	for 深圳市	月鼎	DE only mode Glitch Protect for position.  0: Disable.  1: Enable.	
	<ul> <li>Internal t</li> </ul>	Jse	Reserved.	
29h (2F52h)	REG2F52	7:0	Default : 0x00	Access: RO, R/W
	VS_SEP_SEL_1	7	New Interlace Detect Method by Big and Small line counts for a field.	
	VS_SEP_SEL_0	6	Hardware Auto Vsync Start Line Method Select.	
	INTLAC_DET_MODE[1:0]	5:4	Interlace detect mode. 00: Off. 01: Only for line total number is even. 10: All case. 11: Off.	
	EUP_AU_HDTV_DET	3	Europe/Australia 1080i HDTV Detect.	
	EUP_HDTV_DET	2	EUROPE 1080i HDTV Detect.	
	EUP_AUTOFIELD	1	EUR/AUS 1080i HDTV Auto Field Mode.	
	EUP_HDTV	0	EUR/AUS 1080i HDTV Force Field Mode.	
29h (2F53h)	REG2F53	7:0	Default : 0x00	Access : RO, R/W
	LOCK2LOCK_REPORT[3:0]	7:4	Check Lock to Lock Line Count for Interlace Auto-Correct.	
	-	3:1	Reserved.	
	ATRANGE_EN	0	Auto Range Enable.	

Index	Mnemonic	Bit	Description	
(Absolute)				
			0: Define Automatically. 1: Define by Current Bank 2a	-2b.
2Ah	REG2F54	7:0	Default : 0x00	Access : R/W
(2F54h)	ATRANGE_VST[7:0]	7:0	Auto Function (Position, Gain count by input HSYNC.	Phase) vertical start point,
2Ah	REG2F55	7:0	Default : 0x00	Access : R/W
(2F55h)	-	7:3	Reserved.	
	ATRANGE_VST[10:8]	2:0	See description of '2F54h'.	
2Bh	REG2F56	7:0	Default : 0x00	Access : R/W
(2F56h)	ATRANGE_HST[7:0]	7:0	Auto Function (Position, Gain count by input dot clock.	Phase) horizontal start point,
2Bh	REG2F57	7:0	Default : 0x00	Access : R/W
(2F57h)	Metar Co	7:3	Reserved	
	ATRANGE_HST[10:8]	2:0	See description of '2F56h'.	
-	REG2F58OT 深圳了	一样	Default: 0x00	Access : R/W
(2F58h)	atrange vdc[7:0] Internal U	J <sup>7:0</sup> Jse	Auto Function (Position, Gain count by input HSYNC.	Phase) vertical resolution,
2Ch	REG2F59	7:0	Default : 0x00	Access : R/W
(2F59h)	-	7:3	Reserved.	
	ATRANGE_VDC[10:8]	2:0	See description of '2F58h'.	
2Dh	REG2F5A	7:0	Default : 0x00	Access : R/W
(2F5Ah)	ATRANGE_HDC[7:0]	7:0	Auto Function (Position, Gain count by input dot clock.	Phase) horizontal resolution,
2Dh	REG2F5B	7:0	Default : 0x00	Access : R/W
(2F5Bh)	-	7:3	Reserved.	
	ATRANGE_HDC[10:8]	2:0	See description of '2F5Ah'.	
2Eh	REG2F5C	7:0	Default : 0x00	Access : R/W
(2F5Ch)	-	7:2	Reserved.	
	GOP_CLK_FREE	1	GOP clock gating enable.	
			0: Can gate the GOP clock.	
			1: Don't gate the GOP clock.	
	IP2_CLK_GATE_EN	0	IP2 clock gating enable.	
			0: Don't gate the idclk. 1: Can gate the idclk.	

IP1_M Re	egister (Bank = 2F, Sub	-Bank	<b>=01</b> )	
Index (Absolute)	Mnemonic	Bit	Description	
30h	REG2F60	7:0	Default : 0x00	Access : R/W
(2F60h)	INSERT_NUM[7:0]	7:0	Vsync INSERT_NUMber_offse	et.
30h	REG2F61	7:0	Default : 0x00	Access : R/W
(2F61h)	INSERT_SEL	7	Vsync insert_number_offset	enable.
	-	6:3	Reserved.	
	INSERT_NUM[10:8]	2:0	See description of '2F60h'.	
31h	REG2F62	7:0	Default : 0x00	Access : R/W
(2F62h)	LOCK_NUM[7:0]	7:0	Vsync LOCK_NUMber_offset.	
(2762)	REG2F63	7:0	Default : 0x00	Access : R/W
	LOCK_SEL	7	Vsync lock_number_offset enable.	
	-	6:3	Reserved.	
	LOCK_NUM[10:8]	2:0	See description of '2F62h'.	
32h	REG2F64VISTAT CC	17:00	Default :0x00	Access : R/W
(2F64h)	VLOCK[7:0]	7:0	(kbcK) 小右限/	\ <u></u>
32h	REG2F65	7:0	Default : 0x00	Access : R/W
(2F65h)	MEMSYN_TO_VS_NEW[1:0]	3:6	Memory control Switch Metho	od.
			0x: Reference 21[15:14].	
			10: Sample V end delay 3 line	
			11: Sample V end delay 4 line	e. 
	-	5:3	Reserved.	
	AUTO_NOS_HV_LOSE	2	Auto no signal set enable wh	en H/V sync at the same.
	AUTO_NOS_V_LOSE	1	Auto no signal set enable wh	en V sync lose.
	AUTO_NOS_H_LOSE	0	Auto no signal set enable wh	en H sync lose.

# IP2\_M Register (Bank = 2F, Sub-Bank =02)

IP2_M R	egister (Bank = 2F, Sub	-Bank	=02)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	SC_RIU_BANK[7:0]  Mstar Co for 深圳市 Internal U	開	21. Register of FLA	dow
01h	REG2F02	7:0	Default : 0x00	Access : R/W
(2F02h)	VFAC_SHT	7	VSD factor shift enable.	
	VFAC_SHT_INV	6	VSD field inverse.	
	IP2_F422EN	5	Force IP 442 format enable.	
	IP2_F422	4	1: IP 422. 0: IP 444.	
	-	3	Reserved.	
	CSC_DITHEN	2	CSC dither function enable.	
	VSD_DITHEN	1	VSD dither function enable.	
	HSD_DITHEN	0	HSD dither function enable.	
02h	REG2F04	7:0	Default : 0x00	Access : R/W
(2F04h)	HFAC_SET_IP[7:0]	7:0	HSD initial factor.	

IP2_M Re	egister (Bank = 2F, Sul	o-Bank	=02)	
Index (Absolute)	Mnemonic	Bit	Description	
02h	REG2F05	7:0	Default : 0x00	Access : R/W
(2F05h)	HFAC_SET_IP[15:8]	7:0	See description of '2F04h'.	
03h	REG2F06	7:0	Default : 0x00	Access : R/W
(2F06h)	-	7:4	Reserved.	
	HFAC_SET_IP[19:16]	3:0	See description of '2F04h'.	
04h	REG2F08	7:0	Default : 0x00	Access : R/W
(2F08h)	HFACIN[7:0]	7:0	HSD factor, format [3.20].	
04h	REG2F09	7:0	Default : 0x00	Access : R/W
(2F09h)	HFACIN[15:8]	7:0	See description of '2F08h'.	
05h	REG2F0A	7:0	Default : 0x00	Access : R/W
(2F0Ah)	-	7	Reserved.	
	HFACIN[22:16]	6:0	See description of '2F08h'.	
05h	REG2F0BVIStar CC	17760	Default 0x00	Access : R/W
(2F0Bh)	IP2HSDEN T T T T T T T T T T T T T T T T T T T	垣	H Scaling Down enable.	\ <u></u>
-	-	6:0	Reserved.	7 11
06h	REG2FOCTETTAL	<b>750</b>	Default 1,0x00	Access : R/W
(2F0Ch)	VFAC_INI_T[7:0]	7:0	VSD initial factor for top field	l.
)6h	REG2F0D	7:0	Default: 0x00	Access : R/W
(2F0Dh)	VFAC_INI_T[15:8]	7:0	See description of '2F0Ch'.	
07h	REG2F0E	7:0	Default : 0x00	Access : R/W
(2F0Eh)	VFAC_INI_B[7:0]	7:0	VSD initial factor for bottom.	
07h	REG2F0F	7:0	Default : 0x00	Access : R/W
(2F0Fh)	VFAC_INI_B[15:8]	7:0	See description of '2F0Eh'.	
08h	REG2F10	7:0	Default : 0x00	Access : R/W
(2F10h)	VFACIN[7:0]	7:0	VSD factor, format CB: [0.20	], Bilinear [3.20].
08h	REG2F11	7:0	Default : 0x00	Access : R/W
(2F11h)	VFACIN[15:8]	7:0	See description of '2F10h'.	
)9h	REG2F12	7:0	Default : 0x00	Access : R/W
(2F12h)	-	7	Reserved.	
	VFACIN[22:16]	6:0	See description of '2F10h'.	
09h	REG2F13	7:0	Default : 0x00	Access : R/W
(2F13h)	PRE_VDOWN	7	V Scaling Down enable.	

Index	Mnemonic	Bit	Description		
(Absolute)					
	-	6	Reserved.		
	VSD_DUP_BLACK	5	Duplicate black line for last	line when VSD is enabled.	
	-	4:0	Reserved.		
)Ah	REG2F14	7:0	Default : 0x00	Access : R/W	
2F14h)	C_FILTER	7	444 to 422 filter mode.		
	CBCR_SWAP	6	Cb/Cr swap for 444 to 422.		
	-	5	Reserved.		
	YDELAY_EN	4	Y delay enable.		
	YCDELAY_STEP[3:0]	3:0	Y/C delay pipe step.		
2Ah	REG2F55	7:0	Default : 0x00	Access : R/W	
(2F55h)	PRE_ALIGN_EN	7	Insert pixel number enable	Insert pixel number enable for mirror mode.	
	-	6:4	Reserved.		
	PRE_ALIGN_WIDTH[3:0]	13td C	Insert pixel number for mirr	or mode.	
(2FC0L)	REG2F68	7:0	Default : 0x81	Access : R/W	
	IP2_STATUS_CLR	7 7 1	IP2 status clear.		
	<ul> <li>Internal l</li> </ul>	J <sub>6</sub> e	Reserved./		
	DLAST_ALIGN_EN	0	Data last signal align with IPM fetch number.		
34h	REG2F69	7:0	Default : 0x00	Access : R/W	
(2F69h)	-	7:5	Reserved.		
	IP2_FLOW_CTRL_EN	4	IP2 flow control enable.		
	FLOW_CTRL_VALUE[3:0]	3:0	IP2 flow control count.		
36h	REG2F6C	7:0	Default : 0x00	Access : R/W	
(2F6Ch)	VSD_IN_NUM_USR[7:0]	7:0	IP2 VSD input line count nu	mber.	
36h	REG2F6D	7:0	Default : 0x00	Access : R/W	
(2F6Dh)	-	7:5	Reserved.		
	VIN_CTRL_EN	4	IP2 VSD input line count co	ntrol enable.	
	VSD_IN_USR_EN	3	IP2 VSD input line count nu	mber setting enable.	
	VSD_IN_NUM_USR[10:8]	2:0	See description of '2F6Ch'.		
37h	REG2F6E	7:0	Default : 0x00	Access : R/W	
(2F6Eh)	VSD_OUT_NUMBER[7:0]	7:0	IP2 VSD output line count n	number.	
37h	REG2F6F	7:0	Default : 0x00	Access : R/W	
(2F6Fh)	-	7:5	Reserved.		

Index (Absolute)	Mnemonic	Bit	Description	
(7.000,000)	VOUT_CTRL_EN	4	IP2 VSD output line count o	ontrol enable.
	-	3	Reserved.	
	VSD_OUT_NUMBER[10:8]	2:0	See description of '2F6Eh'.	
3Dh	REG2F7A	7:0	Default : 0x00	Access : RO
(2F7Ah)	MAX_LBUF_CNT[7:0]	7:0	IP2 line buffer max pixels co	ount.
3Dh	REG2F7B	7:0	Default : 0x00	Access : RO
(2F7Bh)	-	7:1	Reserved.	
	BW_NOT_ENOUGH	0	IP2 line buffer full.	
(2F7Ch)	REG2F7C	7:0	Default : 0x00	Access : RO
	READ_HSD_OUT_CNT[7:0]	7:0	HSD output pixel count.	
	REG2F7D	7:0	Default : 0x00	Access : RO
(2F7Dh)	-	7:4	Reserved.	
	READ_HSD_OUT_CNT[11:8]C	BidC	See description of '2F7Ch'.	
3Fh	REG2F7EOr 之空十川市	7:0	Default: 0x00	Access : RO
(2F7Eh)	READ_VSD_OUT_CNT[7:0]	7:0	VSD output pixel count.	A PJ
3Fh	REG2F7Fnternal (	<b>J</b> 20	Default: 0x00	Access : RO
(2F7Fh)	-	7:3	Reserved.	
	READ_VSD_OUT_CNT[10:8]	2:0	See description of '2F7Eh'.	
40h	REG2F80	7:0	Default : 0x08	Access : R/W
(2F80h)	-	7:4	Reserved.	
	IP2_CSC_EN	3	IP2 CSC enable.	
	-	2	Reserved.	
	RGB2YCBCR_EQ_SEL[1:0]	1:0	CSC coefficient select.	

# PNR\_REG Register (Bank = 2F, Sub-Bank =05)

Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Cor for 深圳市 Internal U	7:0 fid 鼎和	Bank selection for scaler.  00: Register of OSD/Interrul 01: Register of IP1 Main Win 02: Register of IP2 Main Win 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING	ndow
)6h	-	7:0	Default : -	Access : -
(2F0Ch)	-	-	Reserved.	•
)7h	-	7:0	Default : -	Access : -
(2F0Eh)	-	-	Reserved.	•
08h	-	7:0	Default : -	Access : -
(2F10h)	-	-	Reserved.	•
09h	-	7:0	Default : -	Access : -
(2F12h)	-	-	Reserved.	•
0Ah	-	7:0	Default : -	Access : -
(2F14h)	-	-	Reserved.	1
0Bh	-	7:0	Default : -	Access : -
(2F16h)	-	_	Reserved.	•

Index (Absolute)	Mnemonic	Bit	Description	
11h	REG2F22	7:0	Default : 0x00	Access : R/W
(2F22h)	FIELD_AVG_C_EN_F2	7	Main Window C average mo	de when dotline cycle.
	FIELD_AVG_Y_EN_F2	6	Main Window Y average mode when dotline cycle.	
	PNR_RATIOC_F100_F2	5	Main Window C blending the 16 when 15.	reshold automatically carry to
	PNR_RATIOY_F100_F2	4	Main Window Y blending the 16 when 15.	reshold automatically carry to
	PNR_ENY_F2	3	Main Window Post Noise Re	duction for Y.
PNR_ENC_F2 2 Main Window Post Noise Redu		duction for C.		
	RATIOYC_FB2[1:0]	1:0 Main Window Motion Ratio.		
11h	REG2F23	7:0	Default : 0x00	Access : R/W
(2F23h)	-	7:1	Reserved.	
	SEL_NEXT_FIELD_INV_F2	<b>4</b> 0	Main Window select next fie	eld inverter for noc_sel.
12h	REG2F24	7:0	Default: 0x18	Access : R/W
(2F24h)	- for 深圳市	<b>J</b> 7.5	Reserved. / 有限小	)
1	DITH_MODE_F2[1:0]	4:3	Main Window PNR dither me	ode, 00: no process, 01:
	Internal U	se	truncate, 10: rounding, 11: dither.	
	PNR_BYPASS_F2	2	Main Window PNR function bypass enable.	
	NR_EN_F2	1	Main Window Post NR enable.	
	PCCS_EN_F2	0	Main Window Post CCS enal	ble.
13h	REG2F26	7:0	Default : 0x00	Access: R/W
(2F26h)	POS_MOTIONC_TH1_F2[2:0]	7:5	Main Window user-defined	C motion threshold value.
	POS_MOTIONY_TH1_F2[2:0]	4:2	Main Window user-defined `	Y motion threshold value.
	POS_MOTIONC_SEL_F2	1	Main Window user-defined	C motion threshold enable.
	POS_MOTIONY_SEL_F2	0	Main Window user-defined `	Y motion threshold enable.
14h	REG2F28	7:0	Default : 0x00	Access : R/W
(2F28h)	-	7	Reserved.	
	NR_Y_ROUND_F2	6	Main Window rounding whe	n NR blending for Y.
	CMOT_MAX_SEL_F2	5	Main Window enable select	max motion for c.
	YMOT_MAX_SEL_F2	4	Main Window enable select	max motion for y.
	CMOT_DIV_MODE_F2[1:0]	3:2	Main Window c motion divid	de mode.
	YMOT_DIV_MODE_F2[1:0]	1:0	Main Window y motion divid	de mode.
16h		7:0	Default : -	Access : -

PNR_REG	Register (Bank = 2F, Su	ıb-Baı	nk =05)	
Index (Absolute)	Mnemonic	Bit	Description	
17h	-	7:0	Default : -	Access : -
(2F2Eh)	-	-	Reserved.	
18h	-	7:0	Default : -	Access : -
(2F30h)	-	-	Reserved.	
19h	-	7:0	Default : -	Access : -
(2F32h)	-	-	Reserved.	
1Ah	-	7:0	Default : -	Access : -
(2F34h)	-	-	Reserved.	
1Bh	REG2F36	7:0	Default : 0x00	Access : R/W
(2F36h)	RESERVED_0[7:0]	7:0		
1Bh	REG2F37	7:0	Default : 0x00	Access : R/W
(2F37h)	RESERVED_0[15:8]	7:0	See description of '2F36h'.	
1Ch	REG2F38VISTAR COR	77:6	Default: 0x00	Access : R/W
(2F38h)	RESERVED_4[7:0] 🔀 🕂 📗 🚞	<b>7:</b> 0	过立业有限が	司
1Ch	REG2F39	7:0	Default : 0x00	Access : R/W
(2F39h)	RESERVED 1 [15:8] Nal U	S7:0	See description of '2F38h'.	
50h	REG2FA0	7:0	Default : 0x22	Access : R/W
(2FA0h)	PNR_TABLECCS_15_0[7:0]	7:0	PNR CCS Table, smooth_en,	smooth_step, mv_gain.
50h	REG2FA1	7:0	Default : 0x08	Access : R/W
(2FA1h)	PNR_TABLECCS_15_0[15:8]	7:0	See description of '2FA0h'.	
51h	REG2FA2	7:0	Default : 0x00	Access : R/W
(2FA2h)	PNR_TABLECCS_31_16[7:0]	7:0	PNR CCS Table, mv_offset, e	ev_gain_cc, ev_weight_cc.
51h	REG2FA3	7:0	Default : 0x86	Access : R/W
(2FA3h)	PNR_TABLECCS_31_16[15:8]	7:0	See description of '2FA2h'.	
52h	REG2FA4	7:0	Default : 0x0A	Access : R/W
(2FA4h)	PNR_TABLECCS_47_32[7:0]	7:0	PNR CCS Table, pre_weight_	_c, pre_weight_y.
52h	REG2FA5	7:0	Default : 0x0A	Access : R/W
(2FA5h)	PNR_TABLECCS_47_32[15:8]	7:0	See description of '2FA4h'.	
53h	REG2FA6	7:0	Default : 0x03	Access : R/W
(2FA6h)	PNR_TABLECCS_63_48[7:0]	7:0	PNR CCS Table, post_weight	_c, post_weight_y.
53h	REG2FA7	7:0	Default : 0x04	Access : R/W
(2FA7h)	PNR_TABLECCS_63_48[15:8]	7:0	See description of '2FA6h'.	

PNR_REG	G Register (Bank = 2F, St	ub-Ba	nk =05)	
Index (Absolute)	Mnemonic	Bit	Description	
54h	REG2FA8	7:0	Default : 0x08	Access : R/W
(2FA8h)	PNR_TABLECCS_79_64[7:0]	7:0	PNR CCS Table, y_ev_weigh	t_y, y_ev_offset_y.
54h	REG2FA9	7:0	Default : 0x20	Access : R/W
(2FA9h)	PNR_TABLECCS_79_64[15:8]	7:0	See description of '2FA8h'.	
55h	REG2FAA	7:0	Default : 0x08	Access : R/W
(2FAAh)	PNR_TABLECCS_95_80[7:0]	7:0	PNR CCS Table, y_ev_weigh	t_c, y_ev_offset_c.
55h	REG2FAB	7:0	Default : 0x20	Access : R/W
(2FABh)	PNR_TABLECCS_95_80[15:8]	7:0	See description of '2FAAh'.	
56h	REG2FAC	7:0	Default : 0x02	Access : R/W
(2FACh)	-	7:4	Reserved.	
	PNR_TABLECCS_99_96[3:0]	3:0	PNR CCS Table, ev_weight_	rc.
57h	REG2FAE	7:0	Default : 0x0C	Access : R/W
(2FAEh)	PCCS_CORING_Y[7:0] COI	17:6	PCCS coring Y.	
57h	REG2FAFOr 字型 計	7:0	Default: 0x0C 7日 //	Access : R/W
	PCCS_CORING_C[7:0]	7:0	PCCS coring C.	
60h	REG2FCONTERNAL U	St:0	Default/: 0x00	Access : R/W
(2FC0h)	PCCS_TABLE_15_0[7:0]	7:0	PCCS Table.	
60h	REG2FC1	7:0	Default : 0x00	Access : R/W
(2FC1h)	PCCS_TABLE_15_0[15:8]	7:0	See description of '2FC0h'.	
61h	REG2FC2	7:0	Default : 0x00	Access : R/W
(2FC2h)	PCCS_TABLE_31_16[7:0]	7:0	PCCS Table.	
61h	REG2FC3	7:0	Default : 0x00	Access : R/W
(2FC3h)	PCCS_TABLE_31_16[15:8]	7:0	See description of '2FC2h'.	
62h	REG2FC4	7:0	Default : 0x31	Access : R/W
(2FC4h)	PCCS_TABLE_47_32[7:0]	7:0	PCCS Table.	
62h	REG2FC5	7:0	Default : 0x75	Access : R/W
(2FC5h)	PCCS_TABLE_47_32[15:8]	7:0	See description of '2FC4h'.	
63h	REG2FC6	7:0	Default : 0x00	Access : R/W
(2FC6h)	PCCS_TABLE_63_48[7:0]	7:0	PCCS Table.	,
63h	REG2FC7	7:0	Default : 0x00	Access : R/W
(2FC7h)	PCCS_TABLE_63_48[15:8]	7:0	See description of '2FC6h'.	
70h	REG2FE0	7:0	Default : 0x00	Access : R/W

Index (Absolute)	Mnemonic	Bit	Description	
	RESERVED_TABLE_15_0[7:0]	7:0	Reserved Table.	
70h	REG2FE1	7:0	Default : 0x00	Access : R/W
(2FE1h)	RESERVED_TABLE_15_0[15:8]	7:0	See description of '2FE0h'.	
71h	REG2FE2	7:0	Default : 0x00	Access : R/W
(2FE2h)	RESERVED_TABLE_31_16[7:0]	7:0	Reserved Table.	
71h	REG2FE3	7:0	Default : 0x00	Access : R/W
(2FE3h)	RESERVED_TABLE_31_16[15:8]	7:0	See description of '2FE2h'.	_
(2FF4b)	REG2FE4	7:0	Default : 0x00	Access : R/W
	RESERVED_TABLE_47_32[7:0]	7:0	Reserved Table.	
72h	REG2FE5	7:0	Default : 0x00	Access : R/W
(2FE5h)	RESERVED_TABLE_47_32[15:8]	7:0	See description of '2FE4h'.	
73h	REG2FE6	7:0	Default : 0x00	Access : R/W
(2FE6h)	RESERVED_TABLE_63_48[7:0]	17:6	Reserved Table.	
73h	REG2FE7 公本出市	7:0	Default : 0x00	Access : R/W
(2FE7h)	RESERVED_TABLE_63_48[15:8]	7:0	See description of '2FE6h'.	7 HJ
74h	REG2FE8 nternal U	S7 <del>:</del> 0	Default: 0x00	Access : R/W
(2FE8h)	-	7:2	Reserved.	
	BLEND_LPF_TURN_OFF	1	Turn off PCCS blend LPF.	
	MEDIAN_TURN_OFF	0	Turn off PCCS 5tap median	filter.

# DNR\_REG Register (Bank = 2F, Sub-Bank = 06)

DNR_RE	G Register (Bank = 2F, S	ub-Ba	nk =06)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Corfor 深圳市Internal U	7:0 nfid	Bank selection for scaler.  00: Register of OSD/Interrup. 01: Register of IP1 Main Win. 02: Register of IP2 Main Win. 05: Register of OPM. 06: Register of DNR. 0A: Reserved. 0C: Reserved. 0F: Register of S_VOP. 10: Register of VOP. 12: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. 20: Register of DLC. 21: Register of TDDI. 21: Register of TDDI. 23: Register of TDDI. 23: Register of PAFRC. 25: Register of XVYCC. 26: Reserved. 27: Register of ACE2.	ndow ndow
21h	REG2F42	7:0	Default : 0x00	Access : R/W
(2F42h)	-	7:5	Reserved.	
	F2_MR_SOURCE_NRY	4	F2 Motion Source Cur Select. 0: Cur after NR. 1: Cur non-NR.	
	-	3:2	Reserved.	
	F2_DNR_CORE_EN	1	F2 DNR CORE FUNCTION EN	l.
	F2_DNR_EN	0	F2 DNR ALL (PRESNR + MED	)+ CORE) FUNCTION EN.
21h	REG2F43	7:0	Default : 0x00	Access : R/W
(2F43h)	F2_LUT_SOURCE_C[1:0]	7:6	F2 DNR Table C source select x1: From Y-diff. 10: From MED. 00: From C-diff.	t.

DNR_REG	Register (Bank = 2F, S	ub-Ba	nk =06)	
Index (Absolute)	Mnemonic	Bit	Description	
	F2_LUT_SOURCE_Y[1:0]	5:4	F2 DNR Table Y source select x1: From C-diff. 10: From MED. 00: From Y-diff.	t.
	F2_DNR_TABLEC_LSB_EN	3	F2 DNR Table C LSB Mapping	g EN.
	F2_DNR_TABLEY_LSB_EN	2	F2 DNR Table Y LSB Mapping	g EN.
	F2_NR_TABLE_SEL_C	1	F2 DNR Table C Mapping Sel 0: Non-linear. 1: Linear.	ect.
	F2_NR_TABLE_SEL_Y	0	F2 DNR Table Y Mapping Sel 0: Non-linear. 1: Linear.	ect.
22h	REG2F44	7:0	Default: 0x00	Access : R/W
(2F44h)	<ul> <li>Mstar Cor</li> </ul>	7:3	Reserved.	
	F2_SNR_METHOD_SEL	2	Reserved.	
	F2_SNR_MD_MODE_EN	淵	F2 SNR Motion Mode EN.	
	F2_SNR_Enternal	6	F2 SNR FUNCTION EN.	
24h ~ 24h	-	7:0	Default : -	Access : -
(2F48h ~ 2F49h)	-	-	Reserved.	
25h	REG2F4A	7:0	Default : 0x00	Access : R/W
(2F4Ah)	-	7:6	Reserved.	
	F2_NR_ROUND_BIT_C	5	Set C_ROUND described as a	above.
	F2_NR_ROUND_BIT_Y	4	Set Y_ROUND described as a	above.
	F2_ROUND_MODE_C[1:0]	3:2	F2 DNR C blend rounding sel 00: Add {C_ROUND,1'b0}. 01: Add {dither.1'b0}. 10: Add frame-base dither. 11: Add {dither[1:0]}.	lect.
	F2_ROUND_MODE_Y[1:0]	1:0	F2 DNR Y blend rounding sel 00: Add {Y_ROUND,1'b0}. 01: Add {dither.1'b0}. 10: Add frame-base dither. 11: Add {dither[1:0]}.	ect.
26h	REG2F4C	7:0	Default : 0x00	Access : R/W

DNR_REG	Register (Bank = 2F, S	ub-Ba	nk =06)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	F2_MAX_MOT_ENABLE_C	3	F2_MAX_MOT_ENABLE_C.	
	F2_MAX_MOT_ENABLE_Y	2	F2_MAX_MOT_ENABLE_Y.	
	F2_DNR_FILTER_EN_C	1	F2_DNR_FILTER_EN_C.	
	F2_DNR_FILTER_EN_Y	0	F2_DNR_FILTER_EN_Y.	
27h	REG2F4E	7:0	Default : 0x00	Access : R/W
(2F4Eh)	F2_DNR_FILTER_DIV0_C[2:0]	7:5	F2_DNR_FILTER_DIV0_C.	
	F2_DNR_FILTER_DIV0_Y[2:0]	4:2	F2_DNR_FILTER_DIV0_Y.	
	F2_DNR_FILTER_SIGN_C	1	F2_DNR_FILTER_SIGN_C.	
	F2_DNR_FILTER_SIGN_Y	0	F2_DNR_FILTER_SIGN_Y.	
27h	REG2F4F	7:0	Default : 0x00	Access : R/W
(2F4Fh)	F2_DNR_FILTER_MODE_C[1:0]	7:6	F2_DNR_FILTER_MODE_C.	
	F2_DNR_FILTER_MODE_Y[1:0]	1514	F2_DNR_FILTER_MODE_Y.	
	F2_DNR_FILTER_DIV1_C[1:0]	3:2	F2_DNR_FILTER_DIV1_C/	\alpha
	F2_DNR_FILTER_DIV1_Y[1:0]	1:0	F2_DNR_FILTER_DIV1_Y.	ζ ÞJ
2Bh	REG2F56 NTERNAL U	9:0	Default: 0x08	Access : R/W
(2F56h)	F2_SHARP_LEVEL[7:0]	7:0	F2 SNR sharpness level.	
2Bh	REG2F57	7:0	Default : 0x07	Access : R/W
(2F57h)	-	7:4	Reserved.	
	F2_POW_NUM[3:0]	3:0	F2 SNR power number.	
2Ch	REG2F58	7:0	Default : 0x00	Access : R/W
(2F58h)	-	7:3	Reserved.	
	F2_SNR_MDIFF_WT[2:0]	2:0	F2 MED motion different shif	ft.
40h	REG2F80	7:0	Default : 0xBD	Access : R/W
(2F80h)	DNR_TABLEY_0[7:0]	7:0	DNR TABLEY_0.	
40h	REG2F81	7:0	Default : 0x79	Access : R/W
(2F81h)	DNR_TABLEY_0[15:8]	7:0	See description of '2F80h'.	
41h	REG2F82	7:0	Default : 0x56	Access : R/W
(2F82h)	DNR_TABLEY_1[7:0]	7:0	DNR TABLEY_1.	
41h	REG2F83	7:0	Default : 0x34	Access : R/W
(2F83h)	DNR_TABLEY_1[15:8]	7:0	See description of '2F82h'.	
42h	REG2F84	7:0	Default: 0x12	Access : R/W

	G Register (Bank = 2F, S			
Index (Absolute)	Mnemonic	Bit	Description	
	DNR_TABLEY_2[7:0]	7:0	DNR TABLEY_2.	
42h	REG2F85	7:0	Default : 0x00	Access : R/W
(2F85h)	DNR_TABLEY_2[15:8]	7:0	See description of '2F84h'.	
43h	REG2F86	7:0	Default : 0x00	Access : R/W
2F86h)	DNR_TABLEY_3[7:0]	7:0	DNR TABLEY_3.	
I3h	REG2F87	7:0	Default: 0x00	Access : R/W
(2F87h)	DNR_TABLEY_3[15:8]	7:0	See description of '2F86h'.	
14h	REG2F88	7:0	Default : 0xBD	Access : R/W
(2F88h)	DNR_TABLEC_0[7:0]	7:0	DNR TABLEC_0.	
l4h	REG2F89	7:0	Default: 0x79	Access : R/W
(2F89h)	DNR_TABLEC_0[15:8]	7:0	See description of '2F88h'.	
45h	REG2F8A	7:0	Default: 0x56	Access : R/W
(2F8Ah)	DNR_TABLEC_1[7:0]r CO	7:0	DNR TABLEC_1.	
45h	REG2F8B	7:0	Default: 0x34	Access : R/W
	DNR_TABLEC_1[15:8]	5.6	See description of '2F8Ah'.	, D]
<u> </u>	REG2F8¢nternal	7:0	Default : 0x12	Access : R/W
2F8Ch)	DNR_TABLEC_2[7:0]	7:0	DNR TABLEC_2.	
16h	REG2F8D	7:0	Default : 0x00	Access : R/W
2F8Dh)	DNR_TABLEC_2[15:8]	7:0	See description of '2F8Ch'.	
17h	REG2F8E	7:0	Default: 0x00	Access: R/W
2F8Eh)	DNR_TABLEC_3[7:0]	7:0	DNR TABLEC_3.	
47h	REG2F8F	7:0	Default: 0x00	Access: R/W
(2F8Fh)	DNR_TABLEC_3[15:8]	7:0	See description of '2F8Eh'.	
18h	REG2F90	7:0	Default: 0x70	Access : R/W
(2F90h)	DNR_TABLEY_LSB[7:0]	7:0	DNR TABLEY_LSB.	
48h	REG2F91	7:0	Default: 0x07	Access: R/W
(2F91h)	-	7:4	Reserved.	
	DNR_TABLEY_LSB[11:8]	3:0	See description of '2F90h'.	
19h	REG2F92	7:0	Default : 0x70	Access : R/W
(2F92h)	DNR_TABLEC_LSB[7:0]	7:0	DNR TABLEC_LSB.	
49h	REG2F93	7:0	Default : 0x07	Access : R/W
(2F93h)	-	7:4	Reserved.	
	DNR_TABLEC_LSB[11:8]	3:0	See description of '2F92h'.	

Index (Absolute)	Mnemonic	Bit	Description	
54h ~ 5Dh	-	7:0	Default : -	Access : -
(2FA8h ~ 2FBBh)	-	1	Reserved.	
70h ~ 71h	-	7:0	Default : -	Access : -
(2FE0h ~ 2FE3h)	-	-	Reserved.	
74h	REG2FE8	7:0	Default: 0x08	Access: R/W
(2FE8h)	RESERVED_TABLE_0[7:0]	7:0	Reserved.	
74h	REG2FE9	7:0	Default : 0x18	Access : R/W
(2FE9h)	RESERVED_TABLE_0[15:8]	7:0	See description of '2FE8h'.	
75h	REG2FEA	7:0	Default : 0x04	Access: R/W
(2FEAh)	RESERVED_TABLE_1[7:0]	7:0	Reserved.	
75h	REG2FEB	7:0	Default: 0x0C	Access: R/W
(2FEBh)	RESERVED_TABLE_1[15:8]	7:0	See description of '2FEAh'.	
76h	REG2FEC	7:0	Default: 0x00	Access : R/W
	RESERVED_TABLE_2[7:0]	<b>7:0</b> 7	Reserved.	(百)
76h	REG2FED	7:0	Default : 0x00	Access : R/W
	RESERVED_TABLE_2[15:8]	57:0	See description of '2FECh'.	
77h	REG2FEE	7:0	Default : 0x00	Access : R/W
(2FEEh)	RESERVED_TABLE_3[7:0]	7:0	Reserved.	
77h	REG2FEF	7:0	Default : 0x00	Access: R/W
(2FEFh)	RESERVED_TABLE_3[15:8]	7:0	See description of '2FEEh'.	
7Ah	REG2FF4	7:0	Default : 0x00	Access : RO
(2FF4h)	STATUS_HCNT_F2[7:0]	7:0	F2 hcnt for debug.	
7Ah	REG2FF5	7:0	Default: 0x00	Access : RO
(2FF5h)	-	7:3	Reserved.	
	STATUS_HCNT_F2[10:8]	2:0	See description of '2FF4h'.	
7Bh	REG2FF6	7:0	Default : 0x00	Access : RO
(2FF6h)	STATUS_VCNT_F2[7:0]	7:0	F2 vcnt for debug.	
7Bh	REG2FF7	7:0	Default : 0x00	Access: RO, R/W
(2FF7h)	STATUS_CLR_F2	7	F2 DEBUG STATUS CLEAR.	
	-	6:3	Reserved.	
	STATUS_VCNT_F2[10:8]	2:0	See description of '2FF6h'.	

# FILM Register (Bank = 2F, Sub-Bank = 0A)

FILM Reg	ister (Bank = 2F, Su	b-Bank	= 0A)	
Index (Absolute)	Mnemonic	Bit	Description	
02h	-	7:0	Default : -	Access : -
(2F04h)	-	-	Reserved.	
02h	REG2F05	7:0	Default : 0x02	Access : R/W
(2F05h)	-	7	Reserved.	
	DET_FIELD_SEL_LC	6	DET_FIELD_SEL_LC.	
	-	5	Reserved.	
	DIFF_TH[12:8]	4:0	Difference threshold.	<del>,</del>
03h	REG2F06	7:0	Default : 0x08	Access : R/W
(2F06h)	32_CUR_ERROR_TH_F2[7 :0]	7:0	32 current error threshold.	
03h	REG2F07	7:0	Default : 0x08	Access : R/W
(2F07h)	32_PRE_ERROR_TH_F2[1 5:8]	i†6:kO	32 previous error threshold.	/\ <b>=</b> 1
04h	REG2F08 /木川	70	Default: 0x08	Access : R/W
(2F08h)	22_CUR_ERROR_TH_F2[7 :0]	<b>7:56</b>	22 current error threshold.	
04h	REG2F09	7:0	Default : 0x08	Access : R/W
(2F09h)	22_PRE_ERROR_TH_F2[1 5:8]	7:0	22 previous error threshold.	
05h ~ 05h	-	7:0	Default : -	Access : -
(2F0Ah ~ 2F0Bh)	-	-	Reserved.	
06h	REG2F0C	7:0	Default : 0x10	Access : R/W
(2F0Ch)	32_TOTAL_ERROR_MAX_ TH_F2[7:0]	7:0	32 total error max th.	
06h	REG2F0D	7:0	Default : 0x7F	Access : R/W
(2F0Dh)	32_TOTAL_ERROR_SUM_ TH_F2[15:8]	7:0	32 total error sum th.	
07h	REG2F0E	7:0	Default : 0x08	Access : R/W
(2F0Eh)	22_TOTAL_ERROR_MAX_ TH_F2[7:0]	7:0	22 total error max th.	
07h	REG2F0F	7:0	Default : 0x10	Access : R/W
(2F0Fh)	22_TOTAL_ERROR_SUM_	7:0	22 total error sum th.	

index Absolute)	Mnemonic	Bit	Description	
	TH_F2[15:8]			
)8h ~ 09h	-	7:0	Default : -	Access : -
2F10h ~ :F12h)	-	-	Reserved.	
9h	REG2F13	7:0	Default : 0x02	Access : R/W
2F13h)	-	7:5	Reserved.	
	FIX_DIFF_TH[12:8]	4:0	Cur error sum th.	
Ah ~ OBh	-	7:0	Default : -	Access : -
F14h ~ <sup>:</sup> 17h)	-	-	Reserved.	
Ch	REG2F18	7:0	Default : 0xFF Access : R/V	
2F18h)	POINT_UNMATCH_1_TH_ F2[7:0]	7:0	F2 counter 1 threshold.	
Ch	REG2F19VISTAR C	OX:01	Default : 0xFF	Access : R/W
F19h)	POINT_UNMATCHTHI F2[15:8]	帮	是See description of 2518限公言	
DDh	REG2F1Anternal	7:05	Default : 0xFF	Access : R/W
F1Ah)	POINT_UNMATCH_3_TH_ F2[7:0]	7:0	F2 counter 3 threshold.	
Oh	REG2F1B	7:0	Default : 0xFF	Access : R/W
F1Bh)	POINT_UNMATCH_3_TH_ F2[15:8]	7:0	See description of '2F1Ah'.	
Ēh	REG2F1C	7:0	Default : 0xFF	Access : R/W
PF1Ch)	POINT_UNMATCH_FIX_T H_F2[7:0]	7:0	F2 counter fix threshold.	
Eh	REG2F1D	7:0	Default : 0xFF	Access : R/W
PF1Dh)	POINT_UNMATCH_FIX_T H_F2[15:8]	7:0	See description of '2F1Ch'.	
0h	-	7:0	Default : -	Access : -
F20h)	-	-	Reserved.	
h	REG2F21	7:0	Default : 0x00	Access : R/W
21h)	FILM32_EN_F2	7	F2 32 film mode enable.	
	FILM22_EN_F2	6	F2 22 film mode enable.	
		5:4	Reserved.	

Index (Absolute)	Mnemonic	Bit	Description	
	PRE32_F2	3	F2 pre32.	
	-	2:0	Reserved.	
11h ~ 14h	-	7:0	Default : -	Access : -
(2F22h ~ 2F29h)	-	-	Reserved.	
15h	REG2F2A	7:0	Default : 0xEE	Access : R/W
(2F2Ah)	MOT_TH_PATCH_F2[7:4]	7:4	F2 patch motion threshold.	
	FM_MOT_PIXTH_F2[3:0]	3:0	F2 motion ratio threshold.	
15h	REG2F2B	7:0	Default : 0x14	Access : R/W
(2F2Bh)	FM_MOT_CNTTH_F2[15:8	7:0	F2 unmatch threshold.	
16h ~ 17h	-	7:0	Default : -	Access : -
(2F2Ch ~ 2F2Eh)	- Mstar C	onfi	Reserved.ial	
17h	REG2F2FOr 字型十川	7:0	Default: 0xC0 右 個	Access : R/W
(2F2Fh)	FILM32_N1_EN_F2	ותקוי	F2 N1 film32 enable.	
	FILM22_N1_EN_F2 \ \ a	USE	F2 N1 film22 enable.	
	-	5:0	Reserved.	
18h	REG2F30	7:0	Default : 0x00	Access : RO
(2F30h)	MOTION_CNT_ALL_STAT US_F2[7:0]	7:0	F2 read status.	
18h	REG2F31	7:0	Default: 0x00	Access : RO
(2F31h)	MOTION_CNT_ALL_STAT US_F2[15:8]	7:0	See description of '2F30h'.	
19h ~ 19h	-	7:0	Default : -	Access : -
(2F32h ~ 2F33h)	-	-	Reserved.	
1Ah	REG2F34	7:0	Default : 0x00	Access : RO
(2F34h)	MOTION_CNT_ALL_PATC H_STATUS_F2[7:0]	7:0	F2 patch read status.	
1Ah	REG2F35	7:0	Default : 0x00	Access : RO
(2F35h)	MOTION_CNT_ALL_PATC H_STATUS_F2[15:8]	7:0	See description of '2F34h'.	
1Bh ~ 1Dh	-	7:0	Default : -	Access : -

Index (Absolute)	Mnemonic	Bit	Description		
	-	-	Reserved.		
1Eh	REG2F3C	7:0	Default : 0x50	Access : R/W	
2F3Ch)	MULT_COEF_F2[7:4]	7:4	F2 multiplicant ratio.	•	
	-	3:1	Reserved.	Reserved.	
	RELATIVE_FM_EN_F2	0	F2 relative film mode frame of	liff enable.	
LEh	REG2F3D	7:0	Default : 0x05	Default : 0x05 Access : R/W	
2F3Dh)	LOWER_BOUND_FM_32_F 2[15:8]	7:0	F2 frame diff lower bound.		
lFh	REG2F3E 7:0 Default: 0xFF		Default : 0xFF	Access : R/W	
2F3Eh)	UPPER_BOUND_FM_32_F 2[7:0]	7:0	F2 frame diff upper bound.		
1Fh	REG2F3F	7:0 <sub>C</sub>	Default: 0x03	Access: R/W	
(2F3Fh)	UPPER_BOUND_FM_32_F	7:0	See description of '2F3Eh'.		
	2[15:8] <b>for</b> 深圳	市県	科实业有限	公司	
20h	REG2F40	7:0	Default : 0x0F	Access : R/W	
2F40h)	CHECK_SEQ_F2[7:0]	U:66	F2 lock threshold to enter 22.		
20h ~ 22h	-	7:0	Default : -	Access: -	
2F41h ~ !F45h)	-	-	Reserved.		
23h	REG2F46	7:0	Default : 0x44	Access : R/W	
2F46h)	SPEEDUP_STEP_F2[7:4]	7:4	F2 speedup step.		
	SPEEDUP_SHIFT_F2[3:0]	3:0	F2 speedup shift value.		
3h	REG2F47	7:0	Default : 0x80	Access : R/W	
254761	CDEEDLID EN ES	7	E2 anadum anabla		
2F47h)	SPEEDUP_EN_F2	7	F2 speedup enable.		

# S\_VOPREG Register (Bank = 2F, Sub-Bank = 0F)

S_VOPRE	EG Register (Bank = 2F, Sub-Ba	nk =	= 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Confide for 深圳市鼎科 Internal Use (	7:0	Bank selection for scaler 00: Register of OSD/Inte 01: Register of IP1 Main 02: Register of IP2 Main 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of DLC 21: Register of TDDI 21: Register of TDDI 23: Register of HVSP 24: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	errupt Window Window
01h	REG2F02	7:0	Default : 0x00	Access : R/W
(2F02h)	SW_BORDER_EN	7	Sub window (F1) border	enable.
	-	6:1	Reserved.	
	MW_BD_REG_EN	0	Main Window Border Re 0: Sub window Border Re 1: Main window Border	egister enable.
02h	REG2F04	7:0	Default : 0x00	Access : R/W
(2F04h)	BDLO[3:0]	7:4	Sub window Border Outs	side height of Left side.
	BDLI[3:0]	3:0	Sub window Border Insi	de height of Left side.
02h	REG2F05	7:0	Default : 0x00	Access : R/W
(2F05h)	BDLO_BO[3:0]	7:4	Main window border out	side height of Left side.
	BDLI_BO[3:0]	3:0	Main window inside heig	ht of left side.
03h	REG2F06	7:0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)	rmemonic		Description	
	BDRO[3:0]	7:4	Sub window Border Out	tside height of Right side.
	BDRI[3:0]	3:0	Sub window Border Ins	ide height of Right side.
03h	REG2F07	7:0	Default : 0x00	Access : R/W
(2F07h)	BDRO_BO[3:0]	7:4	Main window Border Ou	ıtside height of Right side
	BDRI_BO[3:0]	3:0	Main window Border In	side height of Right side.
04h	REG2F08	7:0	Default : 0x00	Access : R/W
(2F08h)	BDUO[3:0]	7:4	Sub window Border Out	tside width of Upper side.
	BDUI[3:0]	3:0	Sub window Border Ins	ide width of Upper side.
04h	REG2F09	7:0	Default : 0x00	Access : R/W
(2F09h)	BDUO_BO[3:0]	7:4	Main window Border Ou	ıtside width of Upper side
	BDUI_BO[3:0]	3:0	Main window Border In	side width of Upper side.
05h	REG2F0A	7:0	Default : 0x00	Access : R/W
(2F0Ah)	BDDO[3:0]/Istar Confi	den	window Border Out	tside width of Down side.
	BDDI[3:0]	<b>1 €</b> 3:0	Sub window Border Ins	id <mark>e w</mark> idth of Down side.
05h	REG2F0B	7:0	Default : 0x00	Access : R/W
(2F0Bh)	BDDO_BO[3:0]ernal Use		Main window Border Ou	utside width of Down side
	BDDI_BO[3:0]	3:0	Main window Border In	side width of Down side.
06h	REG2F0C	7:0	Default : 0x00	Access : R/W
(2F0Ch)	-	7	Reserved.	
	4WINEN	6	4th Window Enable.	
			0: Disable.	
			1: Enable.	
	3WINEN	5	3rd Window Enable. 0: Disable.	
			1: Enable.	
	2WINEN	4	2nd Window Enable.	
			0: Disable.	
			1: Enable.	
	-	3:2	Reserved.	
	181FWINSEL[1:0]	1:0	18h~1Fh Display Windo	ow Select.
			00: 1st window.	
			01: 2nd window. 10: 3rd window.	
			11: 4th window.	
07h	REG2F0E	7.0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)	S_HDEST[7:0]	7:0	Sub window Horizontal S	Start
07h				
07n (2F0Fh)	REG2F0F		<b>Default : 0x00</b> Reserved.	Access : R/W
(=: 0:)	C UDECT[11:0]			h!
08h	S_HDEST[11:8]  REG2F10		See description of '2F0E <b>Default: 0x00</b>	Access : R/W
(2F10h)	S_HDEEND[7:0]		Sub window Horizontal B	_
	S_NDECND[7.0]  REG2F11		Default : 0x00	Access : R/W
08h (2F11h)	REGZF11		Reserved.	Access : R/W
(	C UDEEND[11.0]			h!
09h	S_HDEEND[11:8]  REG2F12	+	See description of '2F10 <b>Default : 0x00</b>	
(2F12h)			Sub window Vertical Sta	Access : R/W
09h	S_VDEST[7:0] <b>REG2F13</b>		Default : 0x00	I
09n (2F13h)	Metar Confi	dani	Reserved.	Access : R/W
(== ===,	c VDESTRIAN TO A LILITARY		See description of '2F12h'.	
0Ah	S_VDEST[13] 深圳市県 REG2F14	<del>- 11</del>	Default : 0x00	Access : R/W
(2F14h)	S_VDEENDI7:0@rnal USE		Sub window Vertical End	-
(21411) 0Ah	REG2F15		Default : 0x00	Access : R/W
(2F15h)	-		Reserved.	Access 1 ky W
	S_VDEEND[11:8]		See description of '2F14	 h'.
0Bh	REG2F16		Default : 0x00	Access : R/W
(2F16h)	S_HDEST_2ND[7:0]		2nd Sub window Horizon	<u>-</u>
OBh	REG2F17		Default : 0x00	Access : R/W
(2F17h)	-		Reserved.	,
	S_HDEST_2ND[11:8]		See description of '2F16	h'.
0Ch	REG2F18		Default : 0x00	Access : R/W
(2F18h)	S_HDEEND_2ND[7:0]		2nd Sub window Horizon	<u>-</u>
0Ch	REG2F19		Default : 0x00	Access : R/W
(2F19h)	-		Reserved.	•
	S_HDEEND_2ND[11:8]		See description of '2F18	h'.
0Dh	REG2F1A		Default : 0x00	Access : R/W
(2F1Ah)	S_VDEST_2ND[7:0]		2nd Sub window Vertica	<u> </u>
0Dh	REG2F1B	7:0	Default : 0x00	Access : R/W
(2F1Bh)			Reserved.	<u> </u>

Index (Absolute)	Mnemonic	Bit	Description	
(ribboluto)	S_VDEST_2ND[11:8]	3:0	See description of '2F1/	\h'.
0Eh	REG2F1C		Default : 0x00	Access : R/W
(2F1Ch)	S_VDEEND_2ND[7:0]	7:0	2nd Sub window Vertica	
0Eh	REG2F1D	7:0	Default : 0x00	Access : R/W
(2F1Dh)	-	7:4	Reserved.	-
	S_VDEEND_2ND[11:8]	3:0	See description of '2F10	Ch'.
0Fh	REG2F1E	7:0	Default : 0x00	Access : R/W
(2F1Eh)	S_HDEST_3RD[7:0]		3rd Sub window Horizon	ntal Start for MWE
0Fh	REG2F1F	7:0	Default : 0x00	Access : R/W
(2F1Fh)	-	7:4	Reserved.	
	S_HDEST_3RD[11:8]		See description of '2F1E	 Eh'.
<b>10</b> h	REG2F20	7:0	Default : 0x00	Access : R/W
(2F20h)	S_HDEEND_3RD[7:0] CONTIC	<b>e</b> 13	3rd Sub window Horizon	ntal End for MWE.
10h	REG2F2for 空圳市則	7:0	Default: 0x00	Access : R/W
		7:4	Reserved.	
	S_HDEEND_3RD[11:8]  USE	3:0	See description of '2F20	)h'.
11h	REG2F22	7:0	Default : 0x00	Access : R/W
(2F22h)	S_VDEST_3RD[7:0]	7:0	3rd Sub window Vertica	Start for MWE.
11h	REG2F23	7:0	Default : 0x00	Access : R/W
(2F23h)	-	7:4	Reserved.	
	S_VDEST_3RD[11:8]		See description of '2F22h'.	
12h	REG2F24	7:0	Default : 0x00	Access: R/W
(2F24h)	S_VDEEND_3RD[7:0]	7:0	3rd Sub window Vertica	l End for MWE.
12h	REG2F25	7:0	Default : 0x00	Access: R/W
(2F25h)	-	7:4	Reserved.	
	S_VDEEND_3RD[11:8]	3:0	See description of '2F24	łh'.
13h	REG2F26	7:0	Default : 0x00	Access: R/W
(2F26h)	S_HDEST_4TH[7:0]	7:0	4th Sub window Horizon	ntal Start for MWE
13h	REG2F27	7:0	Default : 0x00	Access: R/W
(2F27h)	-	7:4	Reserved.	
	S_HDEST_4TH[11:8]	3:0	See description of '2F26	5h'.
14h	REG2F28	7:0	Default : 0x00	Access: R/W
(2F28h)	S_HDEEND_4TH[7:0]	7:0	4th Sub window Horizoi	ntal End for MWE.

Index	Mnemonic	Dit	= 0F)  Description	
(Absolute)			Description	
14h	REG2F29	7:0	Default : 0x00	Access : R/W
(2F29h)	-	7:4	Reserved.	
	S_HDEEND_4TH[11:8]	3:0	See description of '2F28h'.	
15h	REG2F2A	7:0	Default : 0x00	Access : R/W
(2F2Ah)	S_VDEST_4TH[7:0]	7:0	4th Sub window Vertica	al Start for MWE.
15h	REG2F2B	7:0	Default : 0x00	Access : R/W
(2F2Bh)	-	7:4	Reserved.	
	S_VDEST_4TH[11:8]	3:0	See description of '2F2	Ah'.
16h	REG2F2C	7:0	Default : 0x00	Access : R/W
(2F2Ch)	S_VDEEND_4TH[7:0]	7:0	4th Sub window Vertica	al End for MWE.
16h	REG2F2D	7:0	Default : 0x00	Access : R/W
(2F2Dh)	-	7:4	Reserved.	
	S_VDEEND_4TH[12.8] CONFIG	<del>2</del> 3:0	See description of '2F2	Ch'.
17h	REG2F2For 中部中国	7:0	Default: 0x00 //	Access : R/W
(2F2Eh)	SWBCOL[7:0]	7:0 Sub Window Border Color.		lor.
17h	REG2F2F nternal Use	<b>)</b> ;0	Default : 0x00	Access : R/W
(2F2Fh)	SWNS_COL[7:0]	7:0	Sub Window No Signal Color.	
18h	REG2F30	7:0	Default : 0x00	Access : R/W
(2F30h)	-	7:5	Reserved.	
	SGCR	4	Sub window Gamma.	
			Correction Rounding fu	nction.
			0: Disable.	
		2.1	1: Enable.	
	CCCD	<u> </u>	Reserved.	
	SGCB	0	0: Bypass gamma corre	orrection function control
			1: Enable gamma corre	
18h	REG2F31	7:0	Default : 0x00	Access : R/W
(2F31h)	S_HBC_GAIN[3:0]	7:4	HBC gain for sub windo	ow.
	S_HBC_EN	3	HBC function enable fo	
	S_HBC_ROUNDING	2	HBC rounding enable for	or sub window.
	-	1	Reserved.	
	BRC	0	Brightness function.	
			0: Off.	

Index	Mnemonic	Bit	Description		
(Absolute)					
			1: On.	1	
19h ~ 1Ah	-	7:0	Default : -	Access : -	
(2F32h ~ 2F35h)	-	-	Reserved.		
1Bh	REG2F36	7:0	Default : 0x00	Access : R/W	
(2F36h)	KST_HOFFS[7:0]	7:0	Keystone Horizontal pos	sition Offset.	
1Bh	REG2F37	7:0	Default : 0x00	Access : R/W	
(2F37h)	KST_HOFFSSN	7	Keystone Horizontal pos 0: Positive value. 1: Negative value.	sition initial Offset Sign.	
	KST_HOFFS[14:8]	6:0	See description of '2F36	h'.	
1Ch	REG2F38	7:0	Default : 0x00	Access : R/W	
(2F38h)	KSTPD[7:0]	7:0	Keystone Horizontal position Delta per line.		
1Ch	REG2F39VIStal COIIIIU	7:0	Default : 0x00	Access : R/W	
(2F39h)	KSTPD[15:8] r 深圳市県新	7:0	See description of '2F38	<u>F</u>	
1Dh	REG2F3A	7:0	Default : 0x00	Access : R/W	
(2F3Ah)	CM11[7:0] NTERNAL USE	7:0	Color Matrix Coefficient	11.	
1Dh	REG2F3B	7:0	Default : 0x00	Access : R/W	
(2F3Bh)	-	7:5	Reserved.		
	CM11[12:8]	4:0	See description of '2F3A	h'.	
1Eh	REG2F3C	7:0	Default : 0x00	Access : R/W	
(2F3Ch)	CM12[7:0]	7:0	Color Matrix Coefficient	12.	
1Eh	REG2F3D	7:0	Default : 0x00	Access : R/W	
(2F3Dh)	-	7:5	Reserved.		
	CM12[12:8]	4:0	See description of '2F3C	ch'.	
1Fh	REG2F3E	7:0	Default : 0x00	Access : R/W	
(2F3Eh)	CM13[7:0]	7:0	Color Matrix Coefficient	13.	
1Fh	REG2F3F	7:0	Default : 0x00	Access : R/W	
(2F3Fh)	-	7:5	Reserved.		
	CM13[12:8]	4:0	See description of '2F3E	h'.	
20h	REG2F40	7:0	Default : 0x00	Access : R/W	
(2F40h)	CM21[7:0]	7:0	Color Matrix Coefficient	21.	
20h	REG2F41	7:0	Default : 0x00	Access : R/W	

Index (Absolute)	Mnemonic	Bit	Description	
	-	7:5	Reserved.	
	CM21[12:8]	4:0	See description of '2F4	0h'.
21h	REG2F42	7:0	Default: 0x00	Access : R/W
(2F42h)	CM22[7:0]	7:0	Color Matrix Coefficient	t 22.
21h	REG2F43	7:0	Default: 0x00	Access : R/W
(2F43h)	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '2F4	2h'.
22h	REG2F44	7:0	Default : 0x00	Access : R/W
(2F44h)	CM23[7:0]	7:0	Color Matrix Coefficient	t 23.
22h	REG2F45	7:0	Default : 0x00	Access : R/W
(2F45h)	-	7:5	Reserved.	
	CM23[12:8]	4:0	See description of '2F4	4h'.
23h	REG2F46VIStar Confid	<b>€₹</b> 3	Default : 0x00	Access : R/W
2F46h)	CM31[7:0] Or	7:0	Color Matrix Coefficient	31.
23h (2F47h)	REG2F47	7:0	Default : 0x00	Access : R/W
	<ul> <li>Internal Use</li> </ul>	();[5]	Reserved.	
	CM31[12:8]	4:0	See description of '2F46h'.	
24h	REG2F48	7:0	Default : 0x00	Access : R/W
2F48h)	CM32[7:0]	7:0	Color Matrix Coefficient	t 32.
24h	REG2F49	7:0	Default : 0x00	Access : R/W
2F49h)	-	7:5	Reserved.	
	CM32[12:8]	4:0	See description of '2F4	8h'.
25h	REG2F4A	7:0	Default : 0x00	Access : R/W
(2F4Ah)	CM33[7:0]	7:0	Color Matrix Coefficient	t 33.
25h	REG2F4B	7:0	Default : 0x00	Access : R/W
(2F4Bh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '2F4	Ah'.
26h	REG2F4C	7:0	Default : 0x00	Access : R/W
2F4Ch)	-	7:6	Reserved.	
	CMRND	5	Color Matrix Rounding 0: Disable. 1: Enable.	control.
	CMC	4	Color Matrix Control.	

Index	Mnemonic	Bit	Description	
(Absolute)			0: Disable.	
			1: Enable.	
	-	3	Reserved.	
	RRAN	2	Red Range.	
			0: 0~255.	
			1: 128~127.	
	GRAN	1	Green Range.	
			0: 0~255. 1: 128~127.	
	BRAN	0	Blue Range.	
			0: 0~255.	
			1: 128~127.	T
26h	REG2F4D		Default : 0x00	Access : R/W
(2F4Dh)	SMEN Mstar Confid	leni	SVM Main window Enab	le.
	SMTE FOR THE P	<del>1</del> 6	SVM Main window Tap	_
S	SMFT[1:0]OI /木ン川Iリカト		SVM Main window Filter	Tap.
	Internal Use	<b>O</b> n	00: 2 taps. 01: 3 taps.	
			10: 4 taps.	
			11: 5 taps.	
	SSWEN	3	SVM Sub window Enabl	e.
	SSWETE	2	SVM Sub window Tap E	nable.
	SSWFT[1:0]	1:0	SVM Sub window Filter	Тар.
			00: 2 taps.	
			01: 3 taps. 10: 4 taps.	
			11: 5 taps.	
27h	REG2F4E	7:0	Default : 0x00	Access : R/W
(2F4Eh)	OSDY	7	OSD color Space.	
			0: OSD color space.	
			1: OSD is YUV color spa	ice.
	SINV	6	SMV polarity Invert.  0: Normal.	
			1: Invert.	
	SVMBYS[1:0]	5:4	SVM Bypass Y Select.	
			0x: SMV data.	
			10: Original Y data.	

Index (Absolute)	Mnemonic	Bit	Description	
			11: Y with tap filter.	
	SCORING[3:0]	3:0	SVM Coring.	
27h	REG2F4F	7:0	Default : 0x00	Access : R/W
(2F4Fh)	SVMLMT[7:0]	7:0	SVM Limit.	
28h	REG2F50	7:0	Default: 0x00	Access : R/W
(2F50h)	-	7	Reserved.	
	SMSTP[2:0]	6:4	SVM Main window Step.	
	SMGAIN[3:0]	3:0	SVM Main window Gain.	
28h	REG2F51	7:0	Default : 0x00	Access : R/W
(2F51h)	-	7	Reserved.	
	SSWSTP[2:0]	6:4	SVM Sub window Step.	
	SWGAIN[3:0]	3:0	SVM Sub window Gain.	
29h	REG2F52VISTAR CONTIDE	7:0	Default : 0x00	Access : R/W
(2F52h)	- for 深圳市鼎和 SPAJ[1:0]	6:5	Reserved. SVM Pipe Adjust.	
	sdlyaj[4:0]ternal Use (	4:0	SVM Delay Adjust.	T
29h	REG2F53	7:0	Default : 0x00	Access: RO, R/W
(2F53h)	SVM_SEP_DLY	7	SVM Separate Delay Ena	able.
	OVERLAP_SEL[1:0]	6:5	Overlap Select. 00: Average. 01: No Action. 10: Keep slow down res 11: Keep speed up resul	
	SVM_SD_DLY[4:0]	4:0	SVM Slow down delay.	
2Ah	REG2F54	7:0	Default: 0x00	Access : R/W
(2F54h)	C1080I	7	<ul><li>1080i mode.</li><li>0: Follow DE.</li><li>1: Follow HSYNC.</li></ul>	
	SBPMC	6	Scaler Bypass Mode Cor 0: Disable. 1: Enable.	itrol.
	IPFI	5	To Pad Field Invert enal	ole.
	I1440	4	Interlace 1440 mode.  This bit works at frame SBPCM=0.  0: Disable, horizontal valid pixel = 720; SVM	

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
			support.  1: Enable, horizontal valid pixel = 1440; does r support SVM.	
	IRDEN	3	Random 10 bit DAC Enable.	
	IHSRE	2	HSYNC Shift control.  0: Shift left.  1: Shift right.	
	IOFI	1	Interlace Output Field Ir	nvert.
	IOEN	0	Interlace Output Enable	
2Bh	REG2F56	7:0	Default : 0x00	Access : R/W
(2F56h)	-	7:5	Reserved.	
	DISABLE_ALL_VOP2_FUNCTION	4	Disable all VOP2 function.	
	Metar Confide	3:0	Reserved.	T
2Bh	REG2F57 VISTAI COTTING	_	Default : 0x00	Access : R/W
(2F57h)	IP_FINV for 深圳市鼎林	13	IP Field Inverse.	司
	SIM Internal Use C	6	IP Interlace. Single Interlace Mode. 0: Disable. 1: Enable.	
	LPM	4	LVDS 10-bit Mode. 0: Disable. 1: Enable.	
	BES[1:0]	3:2	Border Extend for SVM.	
	OES[1:0]	1:0	OSD Extend for SVM.	
2Ch	REG2F58	7:0	Default : 0x00	Access : R/W
(2F58h)	HSOFFS[7:0]	7:0	HYSNC Shift Offset.	
2Ch	REG2F59	7:0	Default : 0x00	Access : R/W
(2F59h)	OP1INTERLACE_OUT	7	OP1 output is interlace r	mode.
	RESERVED[1:0]	6:5	RESERVED.	
	-	4	Reserved.	
	HSOFFS[11:8]	3:0	See description of '2F58	h'.
2Dh ~ 2Fh	-	7:0	Default : -	Access : -
(2F5Ah ~ 2F5Fh)	-	-	Reserved.	
30h	REG2F60	7:0	Default : 0x00	Access : R/W

Index (Absolute)	Mnemonic	Bit	Description	
	R_BRI_OFFSET[7:0]	7:0	Offset for R data.	
30h	REG2F61	7:0	Default : 0x00	Access : R/W
(2F61h)	BRI_EN	7	Brightness enable (after gamma).	
	CON_EN	6	Contrast enable (after	er gamma).
	NOISE_ROUND_EN	5	Noise rounding enab function.	le for contrast brightness
	-	4:3	Reserved.	
	R_BRI_OFFSET[10:8]	2:0	See description of '2	F60h'.
31h	REG2F62	7:0	Default : 0x00	Access : R/W
(2F62h)	G_BRI_OFFSET[7:0]	7:0	Offset for G data.	
31h	REG2F63	7:0	Default : 0x00	Access : R/W
(2F63h)	-	7:3	Reserved.	
	G_BRI_OFFSET[10:8] CON	fidem	See description of '2	F62h'.
32h	REG2F64。 次 十川 士 I	<b>■ 4.7:0</b>	Default: 0x00	Access : R/W
(2F64h)	B_BRI_OFFSET[7:0]	オドイサ:o	Offset for B data.	Z, D]
32h	REG2F65nternal US	se (7:0	Default: 0x00	Access : R/W
(2F65h)	-	7:3	Reserved.	
	B_BRI_OFFSET[10:8]	2:0	See description of '2F64h'.	
33h	REG2F66	7:0	Default : 0x00	Access : R/W
(2F66h)	R_CON_GAIN[7:0]	7:0	Contrast gain for R d	lata.
33h	REG2F67	7:0	Default: 0x00	Access : R/W
(2F67h)	-	7:4	Reserved.	
	R_CON_GAIN[11:8]	3:0	See description of '2	F66h'.
34h	REG2F68	7:0	Default : 0x00	Access : R/W
(2F68h)	G_CON_GAIN[7:0]	7:0	Contrast gain for G o	lata.
34h	REG2F69	7:0	Default : 0x00	Access : R/W
(2F69h)	-	7:4	Reserved.	
	G_CON_GAIN[11:8]	3:0	See description of '2	F68h'.
35h	REG2F6A	7:0	Default : 0x00	Access : R/W
(2F6Ah)	B_CON_GAIN[7:0]	7:0	Contrast gain for B d	lata.
35h	REG2F6B	7:0	Default: 0x00	Access : R/W
(2F6Bh)	-	7:4	Reserved.	
		1	i	

<u></u>	EG Register (Bank = 2F, Sub	-Dalik -	- J. )	
Index (Absolute)	Mnemonic	Bit	Description	
36h	REG2F6C	7:0	Default : 0x00	Access : R/W
(2F6Ch)	M_BRI_R[7:0]	7:0	7:0 Brightness offset (bri_function) for ma	
36h	REG2F6D	7:0	Default: 0x00	Access : R/W
(2F6Dh)	SS_MODE	7	Brightness offset (be 0: From -1024 ~ 102 1: From -512 ~ 511.	
	-	6:3	Reserved.	
	M_BRI_R[10:8]	2:0	See description of '2	F6Ch'.
37h	REG2F6E	7:0	Default : 0x00	Access : R/W
(2F6Eh)	M_BRI_G[7:0]	7:0	Brightness offset (bri_function) for main will G.	
37h	REG2F6F	7:0	Default : 0x00	Access : R/W
(2F6Fh)	ivistal Com	UE <sub>7:3</sub> 1	Reserved.	
	M_BRI_G[10,8] 深圳市県	<b>上</b>	See description of '2	F6Eh.
38h	REG2F70	7:0	Default: 0x00	Access : R/W
(2F70h)	M_BRI_B[7:0] ternal USE	9 4:0	:0 Brightness offset (bri_function) for main v B.	
38h	REG2F71	7:0	Default: 0x00	Access : R/W
(2F71h)	-	7:3	Reserved.	
	M_BRI_B[10:8]	2:0	See description of '2	F70h'.
39h	REG2F72	7:0	Default: 0x00	Access : R/W
(2F72h)	S_BRI_R[7:0]	7:0	Brightness offset (bri	i_function) for sub window R.
39h	REG2F73	7:0	Default: 0x00	Access : R/W
(2F73h)	-	7:3	Reserved.	
	S_BRI_R[10:8]	2:0	See description of '2	F72h'.
3Ah	REG2F74	7:0	Default: 0x00	Access : R/W
(2F74h)	S_BRI_G[7:0]	7:0	Brightness offset (bri	i_function) for sub window G.
3Ah	REG2F75	7:0	Default : 0x00	Access : R/W
(2F75h)	-	7:3	Reserved.	
	S_BRI_G[10:8]	2:0	See description of '2	F74h'.
3Bh	REG2F76	7:0	Default : 0x00	Access : R/W
(2F76h)	S_BRI_B[7:0]	7:0	Brightness offset (br	i_function) for sub window B.
3Bh	REG2F77	7:0	Default : 0x00	Access : R/W

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= <b>0F</b> )		
Index (Absolute)	Mnemonic	Bit	Description		
	-	7:3	Reserved.		
	S_BRI_B[10:8]	2:0	See description of '2F76	h'.	
3Ch	REG2F78	7:0	Default : 0x00	Access : R/W	
(2F78h)	GAMMA_MLOAD_CHECK_R_BASE0[7:0]	7:0	Check value for auto ml	oad base0 R channel.	
3Ch	REG2F79	7:0	Default : 0x00	Access : RO, R/W	
(2F79h)	GAMMA_MLOAD_CHECK_R_ERR_0	7	Base0 R channel check	error.	
	-	6:4	Reserved.		
	GAMMA_MLOAD_CHECK_R_BASE0[11:8]	3:0	See description of '2F78	h'.	
3Dh	REG2F7A	7:0	Default : 0x00	Access : R/W	
(2F7Ah)	GAMMA_MLOAD_CHECK_R_BASE1[7:0]	7:0	Check value for auto ml	oad base1 R channel.	
3Dh	REG2F7B	7:0	Default : 0x00	Access : RO, R/W	
(2F7Bh)	GAMMA_MLOAD_CHECK_R_ERR_1	7	Base1 R channel check	error.	
	<ul> <li>Mstar Confide</li> </ul>	6:4	Reserved.		
	GAMMA_MLQAD_CHECK_R_BASE1[11:8]	3:0	See description of '2F7A	h <del>'.</del>	
3Eh	REG2F7C	† ÷	Default : 0x00	Access : R/W	
(2F7Ch)	GAMMA_MLOAD_CHECK_G_BASE0[7:0]	7:0	Check value for auto mload base0 G channel.		
3Eh	REG2F7D	7:0	Default : 0x00	Access : RO, R/W	
(2F7Dh)	GAMMA_MLOAD_CHECK_G_ERR_0	7	Base0 G channel check	error.	
	-	6:4	Reserved.		
	GAMMA_MLOAD_CHECK_G_BASE0[11:8]	3:0	See description of '2F7C	ːh'.	
3Fh	REG2F7E	7:0	Default : 0x00	Access : R/W	
(2F7Eh)	GAMMA_MLOAD_CHECK_G_BASE1[7:0]	7:0	Check value for auto ml	oad base1 G channel.	
3Fh	REG2F7F	7:0	Default : 0x00	Access : RO, R/W	
(2F7Fh)	GAMMA_MLOAD_CHECK_G_ERR_1	7	Base1 G channel check	error.	
	-	6:4	Reserved.		
	GAMMA_MLOAD_CHECK_G_BASE1[11:8]	3:0	See description of '2F7E	h'.	
40h	REG2F80	7:0	Default : 0x00	Access : R/W	
(2F80h)	GAMMA_MLOAD_CHECK_B_BASE0[7:0]	7:0	Check value for auto ml	oad base0 B channel.	
40h	REG2F81	7:0		Access : RO, R/W	
(2F81h)	GAMMA_MLOAD_CHECK_B_ERR_0	7	Base0 B channel check of		
		6:4	Reserved.		
	GAMMA_MLOAD_CHECK_B_BASE0[11:8]	3:0	See description of '2F80	h'.	
41h	REG2F82		Default : 0x00	Access : R/W	

Index (Absolute)	Mnemonic	Bit	Description	
	GAMMA_MLOAD_CHECK_B_BASE1[7:0]	7:0	Check value for auto ml	pad base1 B channel.
41h	REG2F83	7:0	Default : 0x00	Access: RO, R/W
(2F83h)	GAMMA_MLOAD_CHECK_B_ERR_1	7	Base1 B channel check error.	
	-	6:4	Reserved.	
	GAMMA_MLOAD_CHECK_B_BASE1[11:8]	3:0	See description of '2F82	h'.
42h ~ 45h	-	7:0	Default : -	Access : -
(2F84h ~ 2F8Bh)	-	-	Reserved.	
46h	REG2F8C	7:0	Default : 0x00	Access : R/W
(2F8Ch)	Mstar Confide for 深圳市鼎科	ent 斗字		
46h	-	7:0	Default : -	Access : -
(2F8Dh)	-	1	Reserved.	
47h	REG2F8E	7:0	Default : 0x00	Access : R/W
(2F8Eh)	MAIN_R_CON_GAIN[7:0]	7:0	Main window R gain for	pre-gamma CON_BRI.
47h	REG2F8F	7:0	Default : 0x00	Access : R/W
(2F8Fh)	-	7:4	Reserved.	
	MAIN_R_CON_GAIN[11:8]	3:0	See description of '2F8E	h'.
48h	REG2F90	7:0	Default : 0x00	Access : R/W
(2F90h)	MAIN_G_CON_GAIN[7:0]	7:0	Main window G gain for	pre-gamma CON_BRI.
48h	REG2F91	7:0	Default : 0x00	Access : R/W
(2F91h)	-	7:4	Reserved.	
	MAIN_G_CON_GAIN[11:8]	3:0	See description of '2F90	h'.
49h	REG2F92	7:0	Default : 0x00	Access : R/W
(2F92h)	MAIN_B_CON_GAIN[7:0]	7:0	Main window B gain for	pre-gamma CON_BRI.
49h	REG2F93	7:0	Default : 0x00	Access : R/W
(2F93h)		7.4	Reserved.	

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= 0F)	
Index (Absolute)	Mnemonic	Bit	Description	
	MAIN_B_CON_GAIN[11:8]	3:0	See description of '2F92	h'.
4Ah	REG2F94	7:0	Default : 0x00	Access : R/W
(2F94h)	SUB_R_CON_GAIN[7:0]	7:0	Sub window R gain for p	ore-gamma CON_BRI.
4Ah	REG2F95	7:0	Default : 0x00	Access : R/W
(2F95h)	-	7:4	Reserved.	
	SUB_R_CON_GAIN[11:8]	3:0	See description of '2F94	h'.
4Bh	REG2F96	7:0	Default : 0x00	Access : R/W
(2F96h)	SUB_G_CON_GAIN[7:0]	7:0	Sub window G gain for p	ore-gamma CON_BRI.
4Bh	REG2F97	7:0	Default : 0x00	Access : R/W
(2F97h)	h) _		Reserved.	
	SUB_G_CON_GAIN[11:8]	3:0	See description of '2F96	h'.
4Ch	REG2F98	7:0	Default : 0x00	Access : R/W
(2F98h)	SUB_B_CON_GAIN[7:0] CONTICE	7:0	window B gain for p	ore-gamma CON_BRI.
(2F99h)	REG2F9年Or《空十川古山氏	7:0	Default: 0x00 //\	Access : R/W
			Reserved.	
	SUB_B_CON_GAIN[11:8] USE (	3:0	See description of '2F98	h'.
4Dh	REG2F9A	7:0	Default : 0x00	Access : R/W
(2F9Ah)	MAIN_R_BRI_OFFSET[7:0]	7:0	Main window R offset fo	r pre-gamma CON_BRI.
4Dh	REG2F9B	7:0	Default : 0x00	Access : R/W
(2F9Bh)	-	7:3	Reserved.	
	MAIN_R_BRI_OFFSET[10:8]	2:0	See description of '2F9Ah'.	
4Eh	REG2F9C	7:0	Default : 0x00	Access : R/W
(2F9Ch)	MAIN_G_BRI_OFFSET[7:0]	7:0	Main window G offset fo	or pre-gamma CON_BRI.
4Eh	REG2F9D	7:0	Default : 0x00	Access : R/W
(2F9Dh)	-	7:3	Reserved.	
	MAIN_G_BRI_OFFSET[10:8]	2:0	See description of '2F9C	ch'.
4Fh	REG2F9E	7:0	Default : 0x00	Access : R/W
(2F9Eh)	MAIN_B_BRI_OFFSET[7:0]	7:0	Main window B offset fo	r pre-gamma CON_BRI.
4Fh	REG2F9F	7:0	Default : 0x00	Access : R/W
(2F9Fh)	-	7:3	Reserved.	
	MAIN_B_BRI_OFFSET[10:8]	2:0	See description of '2F9E	h'.
50h	REG2FA0	7:0	Default : 0x00	Access : R/W
(2FA0h)	SUB_R_BRI_OFFSET[7:0]	7:0	Sub window R offset for	pre-gamma CON_BRI.

S_VOPRE	EG Register (Bank = 2F, Sub-Ba	nk =	= <b>0F</b> )		
Index (Absolute)	Mnemonic	Bit	Description		
50h	REG2FA1	7:0	Default : 0x00	Access : R/W	
(2FA1h)	-	7:3	Reserved.		
	SUB_R_BRI_OFFSET[10:8]	2:0	See description of '2FA0h'.		
51h	REG2FA2	7:0	Default : 0x00	Access : R/W	
(2FA2h)	SUB_G_BRI_OFFSET[7:0]	7:0	Sub window G offset for	pre-gamma CON_BRI.	
51h	REG2FA3	7:0	Default : 0x00	Access : R/W	
(2FA3h)	-	7:3	Reserved.		
	SUB_G_BRI_OFFSET[10:8]	2:0	See description of '2FA2	!h'.	
52h	REG2FA4	7:0	Default : 0x00	Access : R/W	
(2FA4h)	SUB_B_BRI_OFFSET[7:0]	7:0	Sub window B offset for	pre-gamma CON_BRI.	
52h	REG2FA5	7:0	Default : 0x00	Access : R/W	
(2FA5h)	-	7:3	Reserved.		
	SUB_B_BRI_OFFSET[10:8] ONTICE	2:0	See description of '2FA4	ŀh'.	
53h	REG2FA6 OK S 次十川 古 旧 氏		Default: 0x00 //	Access : R/W	
(2FA6h)		7:3	Reserved.	PJ	
	MAIN NOISE ROUND EN USE	2	Main window noise rounding enable for		
			pre-gamma CON_BRI.		
	MAIN_BRI_EN	1	Main window brightness enable for pre-gamm		
			CON_BRI.		
	MAIN_CON_EN	0	Main window contrast enable for pre-gamm		
			CON_BRI.	1	
53h (2547b)	REG2FA7	7:0		Access : R/W	
(2FA7h)	-	7:3	Reserved.		
	SUB_NOISE_ROUND_EN	2	Sub window noise rounding enable for		
	0.10 002 01	_	pre-gamma CON_BRI.		
	SUB_BRI_EN	1	Sub window brightness	enable for pre-gamma	
	SUB_CON_EN	0	CON_BRI.  Sub window contrast enable for pre-gamma		
	SOB_CON_LIN	U	CON_BRI.	lable for pre-garrina	
54h	REG2FA8	7:0		Access : R/W	
(2FA8h)	FREEZ_VCNT_VALUE[7:0]	7:0	Output v-counter freeze	position.	
54h	REG2FA9	7:0	Default : 0x00	Access : R/W	
(2FA9h)	-	7:3	Reserved.	•	
	FREEZ_VCNT_VALUE[10:8]	2:0			

Index (Absolute)	Mnemonic	Bit	Description	
55h	REG2FAA	7:0	Default : 0x00	Access : R/W
(2FAAh)	LOCK_VCNT_VALUE[7:0]	7:0	V-counter generates out value. This register is active w REG_NEW_LOCK_POIN	hen
55h	REG2FAB	7:0	Default : 0x00	Access : R/W
(2FABh)	-	7:3	Reserved.	
	LOCK_VCNT_VALUE[10:8]	2:0	See description of '2FAA	۸h'.
56h	REG2FAC	7:0	Default : 0x00	Access : R/W
(2FACh)	-	7	Reserved.	
	PSEUDO_VS_EN	6	Enable pseudo vsync for freeze region.	
	OUTPUT_FIELD_SEL	5	Select field for output reference signal.	
	OTUPUT_FIELD_INV	4	Invert field for output reference signal.	
	SW_RESET_VCNT_FREEZ	3	Software clear v-counte	r freeze status.
	rvs_sel for 深圳市鼎林	123	Select insert_end point frame PLL.	as input reference for
	NEW_LOCK_POINT NA USE	<b>O</b> <sub>i</sub> n	New output reference signal for frame PLL enable.	
	INPUT_FREEZ	0	V-counter freeze enable.	
56h	REG2FAD	7:0	Default : 0x00	Access: RO, R/W
(2FADh)	VCNT_FREEZ_REGION	7	In V-counter freeze stat	us.
	-	6:2	Reserved.	
	IVS_CNT[9:8]	1:0	Frame number for input	reference generate.
57h	REG2FAE	7:0	Default : 0x00	Access : R/W
(2FAEh)	SUB_Y_SUB_16	7	Sub input Y signal sub 1 format.	.6 enable for CCIR656
	MAIN_Y_SUB_16	6	Main input Y signal sub format.	16 enable for CCIR656
	SUB_R_MIN_SIGN	5	Sub R min limit for BRI	is negative value.
	SUB_BRI_LIMIT_EN	4	Sub enable BRI input so	ource limit.
	MAIN_B_MIN_SIGN	3	Main B min limit for BRI	is negative value.
	MAIN_G_MIN_SIGN	2	Main G min limit for BRI	is negative value.
	MAIN_R_MIN_SIGN	1	Main R min limit for BRI	is negative value.
	MAIN_BRI_LIMIT_EN	0	Main enable BRI input s	ource limit

S_VOPRI	EG Register (Bank = 2F, Sub-Ba	nk =	= <b>0F</b> )	
Index (Absolute)	Mnemonic	Bit	Description	
57h	REG2FAF	7:0	Default : 0x00	Access : R/W
(2FAFh)	-	7	Reserved.	
	PSEUDO_DE_SHIFT_ONLY	6	Random noise shift only during valid data pe enable.	
	NOISE_DITH_EN	5	Noise dither enable.	
	GAMMA_REPEAT_MAX	4	Repeat gamma table ma	ax value for interpolation
	CAP_EN	3	Capture image to IP ena	able.
	-	2:0	Reserved.	
58h	REG2FB0	7:0	Default : 0x00	Access : R/W
(2FB0h)	Main_r_min_limit[7:0]  Mstar Confide		Main R min limit value, s bit-12. REG_MAIN_R_MIN_SIG MAIN_R_MIN = -MAIN_ REG_MAIN_R_MIN_SIG	N = 1:. R_MIN_LIMIT. N = 0:.
	for 深圳市県利		MAIN_R_MIN = MAIN_F	
58h	REG2FB1		Default : 0x00	Access : R/W
(2FB1h)	Internal Use (		Reserved.	
	MAIN_R_MIN_LIMIT[12:8]		See description of '2FB0h'.	
59h	REG2FB2	7:0	Default : 0x00	Access : R/W
(2FB2h)	MAIN_R_MAX_LIMIT[7:0]		Main R max limit value,	
59h	REG2FB3	7:0	Default : 0x00	Access : R/W
(2FB3h)	-	7:4	Reserved.	
	MAIN_R_MAX_LIMIT[11:8]	3:0	See description of '2FB2	h'.
5Ah	REG2FB4	7:0	Default : 0x00	Access : R/W
(2FB4h)	MAIN_G_MIN_LIMIT[7:0]	7:0	Main G min limit value, s.12 format sign bit is bit-12.  REG_MAIN_G_MIN_SIGN = 1:.  MAIN_G_MIN = -MAIN_G_MIN_LIMIT.  REG_MAIN_G_MIN_SIGN = 0:.  MAIN_G_MIN = MAIN_G_MIN_LIMIT.	
5Ah	REG2FB5	7:0	Default : 0x00	Access : R/W
(2FB5h)	-	7:5	Reserved.	
	MAIN_G_MIN_LIMIT[12:8]	4:0	See description of '2FB4	h'.
5Bh	REG2FB6	7:0	Default : 0x00	Access : R/W
(2FB6h)	MAIN_G_MAX_LIMIT[7:0]	7:0	Main R max limit value	12 format.

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= UF)	
Index (Absolute)	Mnemonic	Bit	Description	
5Bh	REG2FB7	7:0	Default : 0x00	Access : R/W
(2FB7h)	-	7:4	Reserved.	
	MAIN_G_MAX_LIMIT[11:8]	3:0	See description of '2FB6h'.	
5Ch	REG2FB8	7:0	Default : 0x00	Access : R/W
(2FB8h)	MAIN_B_MIN_LIMIT[7:0]	7:0	Main B min limit value, bit-12.  REG_MAIN_B_MIN_SIG  MAIN R MIN = -MAIN	N = 1:.
			REG MAIN B MIN SIG	
			MAIN_R_MIN = MAIN_I	
5Ch	REG2FB9	7:0	Default : 0x00	Access : R/W
(2FB9h)	-	7:5	Reserved.	
	MAIN_B_MIN_LIMIT[12:8]	4:0	See description of '2FB8	ßh'.
5Dh	REG2FBAVISTAL CONTIDE	7:0	Default : 0x00	Access : R/W
(2FBAh)	MAIN_B_MAX_LIMIT[7:0]	7:0	Main R max limit value	1 <mark>2 fo</mark> rmat.
5Dh (2FBBh)	REG2FBB	7:0	Default : 0x00	Access : R/W
	<ul> <li>Internal Use 0</li> </ul>	7:4	Reserved.	
	MAIN_B_MAX_LIMIT[11:8]	3:0	See description of '2FBAh'.	
5Eh	REG2FBC	7:0	Default : 0x00	Access : R/W
(2FBCh)	SUB_R_MIN_LIMIT[7:0]	7:0	,	
5Eh	REG2FBD	7:0	Default : 0x00	Access : R/W
(2FBDh)	-	7:5	Reserved.	
	SUB_R_MIN_LIMIT[12:8]	4:0	See description of '2FBC	Ch'.
5Fh	REG2FBE	7:0	Default : 0x00	Access : R/W
(2FBEh)	SUB_R_MAX_LIMIT[7:0]	7:0	Main R max limit value,	12 format.
5Fh	REG2FBF	7:0	Default : 0x00	Access : R/W
(2FBFh)	-	7:4	Reserved.	
	SUB_R_MAX_LIMIT[11:8]	3:0	See description of '2FBE	Ēh'.
60h	REG2FC0	7:0	Default : 0x00	Access : R/W
(2FC0h)	SUB_G_MIN_LIMIT[7:0]	7:0	Main G min limit value,	s.12 format sign bit is

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= 0F)		
Index (Absolute)	Mnemonic	Bit	Description		
			bit-12.  REG_SUB_G_MIN_SIGN  MAIN_G_MIN = -SUB_G  REG_SUB_G_MIN_SIGN  MAIN_G_MIN = SUB_G	_MIN_LIMIT. = 0:.	
60h	REG2FC1	7:0	Default : 0x00	Access : R/W	
(2FC1h)	-	7:5	Reserved.		
	SUB_G_MIN_LIMIT[12:8]	4:0	See description of '2FC0	h'.	
61h	REG2FC2	7:0	Default : 0x00	Access : R/W	
(2FC2h)	SUB_G_MAX_LIMIT[7:0]	7:0	Main R max limit value :	12 format.	
61h	REG2FC3	7:0	Default : 0x00	Access : R/W	
(2FC3h)	-	7:4	Reserved.		
	SUB_G_MAX_LIMIT[11:8]	3:0	See description of '2FC2	h'.	
62h	REG2FC4VISTAL COLLING	7:0	Default : 0x00	Access : R/W	
(2FC4h)	SUB_B_MOUMT来可用市開於 Internal Use(	) )	Main B min limit value, s.12 format sign bit is bit-12.  REG_SUB_B_MIN_SIGN = 1:.  MAIN_R_MIN = -SUB_B_MIN_LIMIT.  REG_SUB_B_MIN_SIGN = 0:.  MAIN_R_MIN = SUB_B_MIN_LIMIT.		
62h	REG2FC5	7:0	Default: 0x00	Access : R/W	
(2FC5h)	-	7:5	Reserved.		
	SUB_B_MIN_LIMIT[12:8]	4:0	See description of '2FC4	h'.	
63h	REG2FC6	7:0	Default: 0x00	Access : R/W	
(2FC6h)	SUB_B_MAX_LIMIT[7:0]	7:0	Main R max limit value	12 format.	
63h	REG2FC7	7:0	Default : 0x00	Access : R/W	
(2FC7h)	-	7:4	Reserved.		
	SUB_B_MAX_LIMIT[11:8]	3:0	See description of '2FC6	h'.	
64h ~ 69h (2FC8h ~ 2FD3h)	-	<b>7:0</b>	<b>Default : -</b> Reserved.	Access : -	
6Ch	REG2FD8	7:0	Default : 0x00	Access : R/W	
(2FD8h)	RGB_COMPRESSION_MODE[7:0]	7:0		<u>-</u>	
6Ch	REG2FD9		Default : 0x00	Access : R/W	

Index	Mnemonic	Bit	Description	
<mark>(Absolute)</mark> 70h		7.0	Default : 0×00	A D /W
/un (2FE0h)	REG2FE0		Default : 0x00	Access : R/W
(=: =0)	FMC CLID EN	7:5	Reserved.	
	FWC_SUB_EN	2.2	Deserved	
	- EWC DITHER EN	3:2	Reserved.	
	FWC_DITHER_EN	1		
	FWC_MAIN_EN	7.0	Default : 0×00	A D /W
70h (2FE1h)	REG2FE1		Default : 0x00	Access : R/W
	- EWC CTRENCTHES:03		Reserved.	
71h	FWC_STRENGTH[3:0]	3:0	Default - 000	Acces - D //24
/1h (2FE2h)	REG2FE2		Default : 0x00	Access : R/W
( <i>-</i> )	- EMC CLODELE 01		Reserved.	
	FWC_SLOPE[5:0]  REG2FE3 Star Confid	5:0	120 uk - 000	Acces - D //21
71h (2FE3h)			Default : 0x00	Access : R/W
<u> </u>	FWC_CTH[7:0] 深圳市県	7:0		Asses B /M
72h (2FE4h)	REG2FE4 FWC_DELTAR[7:0]   A USE	7:0	Default: 0x80	Access : R/W
72h	REG2FE5		Default : 0x80	Access : R/W
(2FE5h)	FWC_DELTA_R[15:8]	7:0	See description of '2Ff	
73h	REG2FE6	_	Default : 0x80	Access : R/W
(2FE6h)	FWC DELTA R[23:16]		See description of '2Ff	-
73h	REG2FE7		Default : 0x80	Access : R/W
(2FE7h)	FWC_DELTA_R[31:24]	-	See description of '2Ff	<u> </u>
74h	REG2FE8	-	Default : 0x80	Access : R/W
(2FE8h)	FWC_DELTA_R[39:32]	7:0	See description of '2FE	∃4h'.
74h	REG2FE9	7:0	Default : 0x80	Access : R/W
(2FE9h)	FWC_DELTA_R[47:40]	7:0	See description of '2Fl	E4h'.
75h	REG2FEA	7:0	Default : 0x80	Access : R/W
(2FEAh)	FWC_DELTA_R[55:48]	7:0	See description of '2Fl	∃4h'.
75h	REG2FEB	7:0	Default : 0x80	Access : R/W
(2FEBh)	FWC_DELTA_R[63:56]	7:0	See description of '2Fl	≣4ḥ'.
76h	REG2FEC	7:0	Default : 0x80	Access : R/W
(2FECh)	FWC_DELTA_R[71:64]	7:0	See description of '2Fl	=4h'.
76h	REG2FED	7:0	Default : 0x80	Access : R/W

S_VOPRE	G Register (Bank = 2F, Sub-Ba	nk =	= <b>0F</b> )	
Index (Absolute)	Mnemonic	Bit	Description	
	FWC_DELTA_R[79:72]	7:0	See description of '2FE4	h'.
77h	REG2FEE	7:0	Default : 0x80	Access : R/W
(2FEEh)	FWC_DELTA_R[87:80]	7:0	See description of '2FE4	h'.
77h	REG2FEF	7:0	Default : 0x80	Access : R/W
(2FEFh)	FWC_DELTA_R[95:88]	7:0	See description of '2FE4	h'.
7Ah	REG2FF4	7:0	Default : 0x80	Access : R/W
(2FF4h)	FWC_DELTA_B[7:0]	7:0		
7Ah	REG2FF5	7:0	Default : 0x80	Access : R/W
(2FF5h)	FWC_DELTA_B[15:8]	7:0	See description of '2FF4	h'.
7Bh	REG2FF6	7:0	Default : 0x80	Access : R/W
(2FF6h)	FWC_DELTA_B[23:16]	7:0	See description of '2FF4	h'.
7Bh	REG2FF7	7:0	Pefault: 0x80	Access : R/W
(2FF7h)	FWC_DELTA_B[31:24] CONTICE	7:0	See description of '2FF4	h'.
7Ch	REG2FF8 0 字 十川 古	7:0	Default: 0x80	Access : R/W
(2FF8h)	FWC_DELTA_B[39:32]	7:0	See description of '2FF4	h'.
7Ch	REG2FF9 Nternal Use (	7:0	Default : 0x80	Access : R/W
(2FF9h)	FWC_DELTA_B[47:40]	7:0	See description of '2FF4	h'.
7Dh	REG2FFA	7:0	Default: 0x80	Access : R/W
(2FFAh)	FWC_DELTA_B[55:48]	7:0	See description of '2FF4	h'.
7Dh	REG2FFB	7:0	Default : 0x80	Access : R/W
(2FFBh)	FWC_DELTA_B[63:56]	7:0	See description of '2FF4	h'.
7Eh	REG2FFC	7:0	Default : 0x80	Access : R/W
(2FFCh)	FWC_DELTA_B[71:64]	7:0	See description of '2FF4	h'.
7Eh	REG2FFD	7:0	Default : 0x80	Access : R/W
(2FFDh)	FWC_DELTA_B[79:72]	7:0	See description of '2FF4	h'.
7Fh	REG2FFE	7:0	Default: 0x80	Access : R/W
(2FFEh)	FWC_DELTA_B[87:80]	7:0	See description of '2FF4	h'.
7Fh	REG2FFF	7:0	Default : 0x80	Access : R/W
(2FFFh)	FWC_DELTA_B[95:88]	7:0	See description of '2FF4	h'.

## VOPREG Register (Bank = 2F, Sub-Bank = 10)

VOPREG	Register (Bank = 2F, Su	b-Ban	k =10)		
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2F00	7:0	Default : 0xFF		
(2F00h)	Mstar Corfor 深圳市Internal U	7:0 nfid	Bank selection for scaler.  00: Register of OSD/Interrupt  01: Register of IP1 Main Window  02: Register of IP2 Main Window  05: Register of OPM  06: Register of DNR  0A: Reserved  0C: Reserved  0F: Register of S_VOP  10: Register of VOP  12: Register of SCMI  18: Register of ACE  19: Register of DLC		
01h	REG2F03	7:0	Default : 0x00	Access : R/W	
(2F03h)	- DB_MASK	7:1	Reserved.  Double buffer register mask sometime to the double buffer register is DB_LOAD.	signal. updated when DB_MASK and	
02h	REG2F04	7:0	Default : 0x00	Access : R/W	
(2F04h)	VSST[7:0]	7:0	Output VSYNC start (only useful when AOVS=1). 302h: Recommended value for XGA output (power on default value is 3). 402h: Recommended value for SXGA output.		
02h	REG2F05	7:0	Default: 0x00	Access : R/W	
(2F05h)	-	7:4	Reserved.		
	VSRU	3	VSYNC Register Usage.  0: Registers 20h - 23h are used to define output VSYNC.		

Index (Absolute)	Mnemonic	Bit	Description	
			1: Registers 20h and 21h ar VSYNC. Registers 22h and 23h are u	e used to define No Signal sed to define minimum H total
	VSST[10:8]	2:0	See description of '2F04h'.	
03h	REG2F06	7:0	Default : 0x00	Access : R/W
(2F06h)	VSEND[7:0]	7:0	Output VSYNC END (only us 304h: Recommended value default value is 6). 404h: Recommended value	for XGA output (power on
03h	REG2F07	7:0	Default : 0x00	Access : R/W
(2F07h)	-	7:3	Reserved.	
	VSEND[10:8]	2:0	See description of '2F06h'.	
04h	REG2F08	7:0	Default: 0x00	Access : R/W
(2F08h)	DEHST[7:MISTAT COI for 深圳市	D列の T鼎和	External VD Using Sync.  0: Sync is Generated from D  1: Sync from External Source	
04h	REG2F09nternal	7:0	Default ; 0x00	Access : R/W
(2F09h)	·	7:4	Reserved.	
	DEHST[11:8]	3:0	See description of '2F08h'.	
05h	REG2F0A	7:0	Default : 0x00	Access : R/W
(2F0Ah)	DEHEND[7:0]	7:0	Output DE Horizontal END. 447h: Recommended value for XGA output (power on default value is 0). 547h: Recommended value for SXGA output.	
05h	REG2F0B	7:0	Default : 0x00	Access : R/W
/a=c-:-		7:4	Reserved.	
(2F0Bh)	-	7.4		
(2F0Bh)	DEHEND[11:8]	3:0	See description of '2F0Ah'.	
(2F0Bh) 06h	DEHEND[11:8]  REG2F0C			Access : R/W
		3:0	See description of '2F0Ah'.	Access : R/W
06h	REG2F0C	3:0 <b>7:0</b>	See description of '2F0Ah'. <b>Default: 0x00</b> Output DE Vertical Start.	Access : R/W
(2F0Ch)	REG2F0C DEVST[7:0]	3:0 <b>7:0</b> 7:0	See description of '2F0Ah'. <b>Default: 0x00</b> Output DE Vertical Start.  00: Default value.	Access : R/W  E vertical start.

Index (Absolute)	Mnemonic	Bit	Description		
	DEVST[11:8]	3:0	See description of '2F0Ch'.		
07h	REG2F0E	7:0	Default : 0x00	Access : R/W	
(2F0Eh)	DEVEND[7:0]	7:0	Output DE Vertical END.  2FFh: Recommended value for XGA output (power default value is 6).  3FFh: Recommended value for SXGA output.		
07h	REG2F0F	7:0	Default : 0x00	Access : R/W	
(2F0Fh)	-	7:4	Reserved.		
	DEVEND[11:8]	3:0	See description of '2F0Eh'.		
08h	REG2F10	7:0	Default : 0x00	Access : R/W	
(2F10h)	SIHST[7:0]	7:0	Scaling Image window Horizontal Start. 48h: Recommended value (power on default is 0).		
08h	REG2F11	7:0	Default: 0x00	Access : R/W	
(2F11h)	- IVISIAI CO	7:4	Reserved.		
SIHST[118]) 「深土川市」		15:0	See description of '2F10h'.		
09h	REG2F12	7:0	Default: 0x00	Access : R/W	
(2F12h)	SIHEND[7:0] ternal C	S <sub>7:0</sub>	447h: Recommended value	for XGA output (power on	
			default is 0).		
			547h: Recommended value	· · · · · · · · · · · · · · · · · · ·	
09h	REG2F13	7:0	Default : 0x00	Access : R/W	
(2F13h)	-	7:4	Reserved.		
	SIHEND[11:8]	3:0	See description of '2F12h'.		
0Ah	REG2F14	7:0	Default : 0x00	Access: R/W	
(2F14h)	SIVST[7:0]	7:0	Scaling Image window Vert	ical Start.	
0Ah	REG2F15	7:0	Default : 0x00	Access : R/W	
(2F15h)	-	7:4	Reserved.		
	SIVST[11:8]	3:0	See description of '2F14h'.		
0Bh	REG2F16	7:0	Default : 0x00	Access : R/W	
(2F16h)	SIVEND[7:0]	7:0	Scaling Image window Vertical END.  2FFh: Recommended value for XGA output (powe default value is 6).  3FFh: Recommended value for SXGA output.		
0Bh	REG2F17	7:0	Default : 0x00	Access : R/W	
(2F17h)		7:4	Reserved.		

Index (Absolute)	Mnemonic	Bit	Description			
	SIVEND[11:8]	3:0	See description of '2F16h'.			
0Ch	REG2F18	7:0	Default : 0x00 Access : R/W			
(2F18h)	HDTOT[7:0]	7:0	Output Horizontal Total. 53fh: Recommended value f default value is 3). 697h: Recommended value			
0Ch	REG2F19	7:0	Default : 0x00	Access : R/W		
(2F19h)	-	7:4	Reserved.			
	HDTOT[11:8]	3:0	See description of '2F18h'.			
0Dh	REG2F1A	7:0	Default : 0x00	Access : R/W		
(2F1Ah)	vdтот[7:0]  Mstar Coi	7:0 nfid	Output Vertical Total. 326h: Recommended value for XGA output (power default value is 3). 42Ah: Recommended value for SXGA output.			
0Dh (2F1Bh)	REG2F1B	7:0 7:4	<del>-                                      </del>			
	VDTOT[11:8]ternal	<b>S</b> 3:0	See description of '2F1Ah'.	T		
10h	-	7:0	Default : -	Access : -		
(2F20h)	-	-	Reserved.	I		
10h	REG2F21	7:0	Default : 0x4C	Access : R/W		
(2F21h)	AOVS	7	<ul><li>Auto Output VSYNC.</li><li>0: OVSYNC is defined automatically.</li><li>1: OVSYNC is defined manually (register 0x20 - 0x23).</li></ul>			
	OUTM	6	Output Mode. 0: Mode 0. 1: Mode 1.			
	HRSM	5	HSYNC Remove Mode. 0: Normal. 1: Remove HSYNC when GPOA (Bank 2 register0x62 - 0x6A) is low.			
	VSGP	4	VSYNC use GPO9. 0: Disable. 1: Enable (using Bank 2 regions)	ster 0x59 - 0x61 to define		
	EHTT	3	Even H Total. 0: Enable, Output H Total is	always even nivels		

Total and	Marana	D.L	December 1				
Index (Absolute)	Mnemonic	Bit	Description				
			1: Disable, Output H Total is	always odd pixels.			
	MOD2	2	Mode 2.				
			0: Disable.				
	ALIDT		1: Enable.				
	AHRT	1	Auto H total and Read start <sup>-</sup> 0: Disable.	i uning enable.			
			1: Enable.				
	CTRL	0	ATCTRL function enable.				
			0: Disable.				
			1: Enable.	_			
11h (2F22h)	REG2F22	7:0	Default : 0x00	Access : R/W			
7 Frame FEE Hode of							
	SL_TUNE_EN	6	Short line tune enable.				
	AUTO_H_TOTAL_UPDATE_EN	T\$C	Enable update AUTO_H_TOT	TAL value to H_TOTAL.			
	- SSC_SHIFT 深圳市	辯	Reserved.	司			
	Internal U	se	1: Disable.				
	CLKDIV2_POINT_SELECT	0	0: Original.				
11h		7.0	1: New.	A			
11n (2F23h)	-	7:0	<b>Default : -</b> Reserved.	Access : -			
12h	REG2F24	7:0	Default : 0x20	Access : R/W			
(2F24h)	LCK_TH[7:0]	7:0	Frame PLL Lock Threshold.	Access . K/ W			
<u> </u>	REG2F25	7:0	Default : 0x08	Access : R/W			
(2F25h)	LCK_TH[15:8]	7:0	See description of '2F24h'.	ACCOST IN TE			
13h	REG2F26	7:0	Default : 0x10	Access : R/W			
(2F26h)	FTNF[7:0]	7:0	Frame Tune Number of Fram	7			
13h	REG2F27	7:0	Default : 0x10	Access : R/W			
(2F27h)	FTNS[3:0]	7:4	Tune Frame Number of Shor	<u>-</u>			
	-	3	Reserved.				
	PIP_REG_EN	2	PIP Register Enable.				
	FPLL_REP_EN	1	Frame PLL Report Enable.				
	NOISY_GEN	0	Noise Generator.				
14h	REG2F28	7:0	Default : 0x00	Access : R/W			

VOPREG	Register (Bank = 2F, Su	b-Ban	k =10)			
Index (Absolute)	Mnemonic	Bit	Description			
	PFLL_LMT1[7:0]	7:0	Frame PLL Limit.			
14h	REG2F29	7:0	Default : 0x00	Access: R/W		
(2F29h)	PFLL_LMT0[7:0]	7:0	Frame PLL Limit.			
15h	REG2F2A	7:0	Default : 0x00	Access: R/W		
(2F2Ah)	PFLL_LMT[7:0]	7:0	Frame PLL Limit.			
15h	REG2F2B	7:0	Default : 0x00	Access: R/W		
(2F2Bh)	FPLL_LMT_OFST0[7:0]	7:0	Frame PLL Limit Offset low I	oyte.		
16h	REG2F2C	7:0	Default : 0x00	Access: R/W		
(2F2Ch)	FPLL_LMT_OFST1[7:0]	7:0	Frame PLL Limit Offset high	byte.		
16h	REG2F2D	7:0	Default : 0xF0	Access : R/W		
( <b>2F2Dh)</b> M_HBC_GAIN[3:0]		7:4	Main window High brightnes	s gain.		
	M_HBC_EN	3	Main window High brightness enable.			
	M_HBC_ROUNDING COI	ntłd	Main Window High brightnes	s enable.		
	for 深圳市 Internal U	Se	Brightness function.  0: Off. 1: On.			
19h	REG2F32	7:0	Default : 0x00	Access: R/W		
(2F32h)	ADEAD_EN	7	Ahead mode enable.			
	SWBLBK	6	Sub window Blue screen color:  1: Blue color.	or.		
	SWBLUE	5	Sub window Blue screen cor 0: Off. 1: On.	Sub window Blue screen control. 0: Off.		
	S_FMCLR_EN	4	Sub window frame color ena	able.		
	-	3	Reserved.			
	MBD_EN	2	Main window Border Enable			
	MBLK	1	Main window Black screen c 0: Off. 1: On.	ontrol.		
	NOSC_EN	0	No Signal Color Enable.			
19h	REG2F33	7:0	Default : 0x00	Access : R/W		
		7.5		1		

Index	Mnemonic	Bit	Description	
(Absolute)				1
1Ah	REG2F34	7:0	Default : 0x00	Access : R/W
(2F34h)	FCL_G[7:0]	7:0	Frame Color - Green.	
1Ah	REG2F35	7:0	Default: 0x00	Access : R/W
(2F35h)	FCL_B[7:0]	7:0	Frame Color - Blue.	
LBh	REG2F36	7:0	Default : 0x02	Access : R/W
(2F36h)	DITHG[1:0]	7:6	Dither coefficient for G chan	nel.
	DITHB[1:0]	5:4	Dither coefficient for B chan	nel.
	SROT	3	Spatial coefficient Rotate.  0: Disable.	
			1: Enable.	
	TROT	2	Temporal coefficient Rotate.  0: Disable.	
	1/1-1	_ £! _!	1: Enable.	
	OBN Wistar Col	TIC	Output Bits Number (used for	or 8/10-bit gamma).
	for 深圳市	鼎	0: 8-bit output	) 司
	DITH Internal U	SP	Dither function.	-
	intornar o		0: Off.	
			1: On.	
LBh	REG2F37	7:0	Default : 0x2D	Access : R/W
(2F37h)	TL[1:0]	7:6	Top - Left dither coefficient.	
	TR[1:0]	5:4	Top - Right dither coefficien	t
	BL[1:0]	3:2	Bottom - Left dither coefficient	ent.
	BR[1:0]	1:0	Bottom - Right dither coeffic	cient.
LCh	REG2F38	7:0	Default : 0x00	Access : R/W
(2F38h)	RST_E_4_FRAME	7	Reset noise generator by fra	ames enable.
	NDMD	6	Noise Dithering Method.	
	DATP	5	Dither based on Auto Phase	threshold.
			0: Disable.	
			1: Enable.	
	DRT	4	Dither Rotate Type.	
			0: EOR.	
			1: Rotate.	_
	DT3	3	Dither Type 2 control.  0: Disable dither type 2.	
	1	1	THE DISSIDE OFFICE TYPE )	

VOPREG	Register (Bank = 2F, Sul	b-Ban	k =10)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Enable dither type 2.	
	DT2	2	Dither Type 2.  0: Output data bits 1 and 0 according to input pix 1: Output data bits 2, 1 and 0 according to input value.	
	DT1	1	Dither Type 1. 0: Normal. 1: Output data bits 1 and 0 a	are always 00.
	TDFNC	0	Tempo-Dither Frame Number 0: Tempo-dither every frame 1: Tempo-dither every 2 frame	ę.
1Ch	REG2F39	7:0	Default : 0x00	Access : R/W
(2F39h)	-	7	Reserved.	
	SHORT_1LINE_DISABLE	nfid	1: Disable. 0: Enable.	
	- tor 深圳巾	累	Reserved. 11 月 尺 亿	[2]
-	HTOTAL Internal U	<b>S</b>	Encode Gamma Write. H Total End 11.	
	HDE_END	2	HDE End 11.	
	HFDE_END	1	HFDE END 11.	
	OUTFRR_EN0	0	Output Free-run Enable.	
1Dh	REG2F3A	7:0	Default : 0x03	Access : R/W
(2F3Ah)	IVS_DIFF_THR[7:0]	7:0	Input vs Different Threshold	S.
1Dh	REG2F3B	7:0	Default : 0x07	Access : R/W
(2F3Bh)	TUNE_FIELD_IP	7	Select insert point of one field	ld for VOP_DISP inset signal.
	IVS_STB_THR[6:0]	6:0	Input vs Stable Thresholds.	
1Eh	REG2F3C	7:0	Default : 0x00	Access : R/W
(2F3Ch)	LMT_ADD_NMB[7:0]	7:0	Limit adjust Number in ACC_	_FPLL mode.
1Eh	REG2F3D	7:0	Default : 0x00	Access : R/W
(2F3Dh)	FPLL_MD1	7	FPLL Mode 1.	
	FPLL_DIS	6	FPLL Stop.	
	ACC1_SEL[1:0]	5:4	Select modify numbers. 00: 3/4 diff numbers. 01: 1/2 diff numbers. Others: 1/4 diff numbers.	

Index (Absolute)	Mnemonic	Bit	Description	
	-	3	Reserved.	
	ADD_LINE_SEL	2	Select Add Line into frame o	r pixel into line.
	CH_CH_MD1	1	ACC FPLL Mode 1.	
	CH_CH_MD0	0	ACC FPLL Mode 0.	
1Fh	REG2F3E	7:0	Default : 0x00	Access : R/W
(2F3Eh)	IVS_PRD_NUM[7:0]	7:0	Count Number per Input v.s	
1Fh	REG2F3F	7:0	Default : 0x00	Access : R/W
(2F3Fh)	-	7:4	Reserved.	
	IVS_PRD_NUM[11:8]	3:0	See description of '2F3Eh'.	
21h	REG2F42	7:0	Default : 0x00	Access : R/W
0: Disable.		LVDS Channel Polarity Swap  0: Disable.  1: Enable.	(P/N swap).	
	for 深圳市 Internal U	7	1: Enable.  1: Enable. When enabled in dual LVDS: LVA0M/LVA3M swap, LVA0P/LVA3P swap, LVA1M/LVACKM swap, LVA1P/LVACKP swap, LVB0M/LVB3M swap, LVB0P/LVB3P swap, LVB1M/LVBCKM swap, LVB1P/LVBCKP swap. When enabled in single LVDS: LVA0M/LVA3M swap, LVA0P/LVA3P swap, LVA1M/LVACKM swap, LVA1P/LVACKP swap.	
	MLXT0	5	MSB/LSB Exchange Type for	6/8/10-bit.
	LTIM	4	LVDS TI Mode. 0: Normal. 1: TI Mode.	
	OMLX	3	Odd channel MSB/LSB Exchange. 0: Normal. 1: Exchange.	
	EMLX	2	Even channel MSB/LSB Exch 0: Normal.	ange.
	ORBX	1	1: Exchange.  Odd channel Red/Blue bus Exchange.  0: Normal.  1: Exchange.	

Index (Absolute)	Mnemonic	Bit	Description		
	ERBX	0	Even channel Red/Blue bus I 0: Normal. 1: Exchange.	Exchange.	
21h	REG2F43	7:0	Default : 0x00	Access : R/W	
(2F43h)	MLXT1	7	MSB/LSB Exchange Type for	6/8/10-bit.	
	DOT	6	Differential Output Type. 0: Normal LVDS/RSDS opera 1: Reduced-swing LVDS/Inc		
	WHTS	5	White Screen (including Main window and Sub window).  0: Disable.  1: Enable.		
	BLSK	4	Black Screen (including Main window and Sub window). 0: Disable.		
-	Mstar Co REVERSE for 深圳市	nfid 「鼎	1: Enable REVERSE luminosity. 0: Off 1 1 1 1: On.		
	sто Internal U	SĐ	Stagger Output (only used w 0: Disable. 1: Enable.	when DPO=1).	
	DPX	1	A/B Port Swap (only used when DPO=1). 0: Disable. 1: Enable.		
	DUAL_PIXEL_OUTPUT	0	Dual Pixel Output.  0: Single pixel.  1: Dual pixel.		
22h	REG2F44	7:0	Default : 0x00	Access : R/W	
(2F44h)	-	7:6	Reserved.		
	AB_SWAP	5	LVDS AB Port Swap.		
	CKSEL[4:0]	4:0	Enable clock of internal control.  00h: TTL output.  11H: Single LVDS output.  13h: Dual LVDS output.		
22h	REG2F45	7:0	Default : 0x00	Access : R/W	
(2F45h)	FBLALL_SET	7	Frame buffer less all set.		
	PUT_REG_PTT1	6	Register overwrite 0 bit 1.		

VOPREG	Register (Bank = 2F, Sul	b-Ban	k =10)	
Index (Absolute)	Mnemonic	Bit	Description	
	PDP10BIT	5	PDP 10 bits mode, support s	ingle 10 bit LVDS PDP.
	TTL_LVDS	4	TTL LVDS mode, let single T	TL and LVDS use same board.
	BRGS	3	B port pixel R/G Swap. 0: Disable. 1: Enable.	
	ARGS	2	A port pixel R/G Swap. 0: Disable. 1: Enable.	
	BGBS	1	B port pixel G/B Swap. 0: Disable. 1: Enable.	
	AGBS Metar Cou	o ofid	A port pixel G/B Swap.  0: Disable.  1: Enable.	
23h	REG2F46	7:0	Default : 0x00	Access : R/W
(2F46h)	OSDCHBLEND 深圳市	鼎	OSD Character Blending mod	le.□
(2F46h)	- Internal U	<b>S</b> 6	Reserved.  New Blending Level.  0: Original blending level (BL transparency).  1: New blending level (BLEN transparency).	
	-	4	Reserved.	
	GATP	3	Gamma Automatically On/Of 0: Disable. 1: Enable.	f based on Auto Phase value.
	BLENDL[2:0]	2:0	OSD alpha blending Level. 000: 12.5% transparency. 001: 25.0% transparency. 010: 37.5% transparency. 011: 50.0%% transparency. 100: 62.5% transparency. 101: 75.0% transparency. 110: 87.5% transparency. 111: 100% transparency.	
24h	REG2F48	7:0	Default : 0x00	Access : R/W
(2F48h)	MNS_COL[7:0]	7:0	Main Window No Signal Colo	r.

Index	Mnemonic	Bit	Description		
(Absolute)					
24h	REG2F49	7:0	Default : 0x00	Access : R/W	
(2F49h)	MBCOL[7:0]	7:0	Main Window Border Color.		
25h	REG2F4A	7:0	Default : 0x00	Access : R/W	
(2F4Ah)	FPLL_NEW_EN	7	Select FPLL output lock point.		
	SLOW_RAW_LIM[3:0]	6:3	Raw_threshold in FPLL_tune	e_slow.	
	SLOW_CNT_LIM[2:0]	2:0	Count threshold.	Count threshold.	
25h	REG2F4B	7:0	Default : 0x00	Access : R/W	
(2F4Bh)	GATED_LVL[1:0]	7:6	ODCLK gated level.		
	FLOCK_DL_LN[2:0]	5:3	Delay line number in Flock mode.		
	FLOCK_AH_LN[2:0]	2:0	Ahead line in Flock mode.		
26h	REG2F4C	7:0	Default : 0x00	Access : R/W	
(2F4Ch)	CM11[7:0]	7:0	Color Matrix Coefficient 11.		
26h	REG2F4DVISTAL COI	756	Default: 0x00	Access : R/W	
(2F4Dh)	- for 空圳市	7:5	Reserved.   / 右	\ <u></u>	
	CM11[12:8]	4:0	See description of '2F4Ch'.	<del>у гэ</del>	
(25451)	REG2F4Enternal U	<b>57:0</b>	Default 0x00	Access : R/W	
	CM12[7:0]	7:0	Color Matrix Coefficient 12.		
27h	REG2F4F	7:0	Default : 0x00	Access : R/W	
(2F4Fh)	-	7:5	Reserved.		
	CM12[12:8]	4:0	See description of '2F4Eh'.		
28h	REG2F50	7:0	Default : 0x00	Access : R/W	
(2F50h)	CM13[7:0]	7:0	Color Matrix Coefficient 13.		
28h	REG2F51	7:0	Default : 0x00	Access : R/W	
(2F51h)	-	7:5	Reserved.		
	CM13[12:8]	4:0	See description of '2F50h'.		
29h	REG2F52	7:0	Default : 0x00	Access : R/W	
(2F52h)	CM21[7:0]	7:0	Color Matrix Coefficient 21.		
29h	REG2F53	7:0	Default : 0x00	Access : R/W	
(2F53h)	-	7:5	Reserved.		
	CM21[12:8]	4:0	See description of '2F52h'.		
2Ah	REG2F54	7:0	Default : 0x00	Access : R/W	
(2F54h)	CM22[7:0]	7:0	Color Matrix Coefficient 22.	-	
2Ah	REG2F55	7:0	Default : 0x00	Access : R/W	

Index (Absolute)	Mnemonic	Bit	Description	
	-	7:5	Reserved.	
	CM22[12:8]	4:0	See description of '2F54h'.	
2Bh	REG2F56	7:0	Default : 0x00	Access : R/W
2F56h)	CM23[7:0]	7:0	Color Matrix Coefficient 23.	
2Bh	REG2F57	7:0	Default : 0x00	Access : R/W
(2F57h)	-	7:5	Reserved.	
	CM23[12:8]	4:0	See description of '2F56h'.	
2Ch	REG2F58	7:0	Default : 0x00	Access : R/W
2F58h)	CM31[7:0]	7:0	Color Matrix Coefficient 31.	
2Ch	REG2F59	7:0	Default : 0x00	Access : R/W
(2F59h)	-	7:5	Reserved.	
	CM31[12:8]	4:0	See description of '2F58h'.	
2Dh	REG2F5AVISTAT COI	756	Default: 0x00	Access : R/W
2F5Ah)	CM32[7:0]	7:0	Color Matrix Coefficient 32.	\ <u></u>
(2F5Bh) _	REG2F5B	7:0	Default : 0x00	Access : R/W
	<ul> <li>Internal U</li> </ul>	<b>S</b> 7:5	Reserved.	
	CM32[12:8]	4:0	See description of '2F5Ah'.	
2Eh	REG2F5C	7:0	Default : 0x00	Access : R/W
(2F5Ch)	CM33[7:0]	7:0	Color Matrix Coefficient 33.	
2Eh	REG2F5D	7:0	Default : 0x00	Access : R/W
(2F5Dh)	-	7:5	Reserved.	
	CM33[12:8]	4:0	See description of '2F5Ch'.	
2Fh	REG2F5E	7:0	Default : 0x00	Access : R/W
(2F5Eh)	-	7	Reserved.	
	FTPS	6	Front-TPSCR.	
			0: Disable.	
			1: Enable.	
	CMRND	5	Color Matrix Rounding control	ol.
			0: Disable. 1: Enable.	
	CMC	4	Color Matrix Control.	
			0: Disable.	
			1: Enable.	
	-	3	Reserved.	

Index	Mnemonic	Bit	Description		
(Absolute)		Bit	Description		
	RRAN	2	Red Range. 0: 0~255. 1: -128~127.  Green Range. 0: 0~255.1: -128~127.		
	GRAN	1			
	BRAN	0	Blue Range. 0: 0~255. 1: -128~127.		
2Fh	REG2F5F	7:0	Default : 0x00	Access : R/W	
	SSFD	7	Sub window Shift Field. 0: Shift even field. 0: Shift odd field.		
	SSLN[1:0]  Mstar Co		Sub window Shift Line Numbers.  00: Shift 0 line between odd and even field.  01: Shift 1 line between odd and even field.		
	for 深圳市	淵	10: Shift 2 lines between od 11: Shift 3 lines between od		
	ILIM Internal C	Js€	Insert Line when Interlace M 0: Do not insert. 1: Insert.	lode.	
	MSFD	3	Main window Shift Field. 0: Shift even field. 1: Shift odd field.		
	MSLN[2:0]	2:0	Main window Shift Line Num 000: Shift 0 line between od 001: Shift 1 lines between od 010: Shift 2 lines between od 011: Shift 3 lines between od 1xx: Shift 4 lines between od	d and even field.  dd and even field.  dd and even field.  dd and even field.	
30h	REG2F60	7:0	Default : 0x00	Access : RO	
(2F60h)	IFVP[7:0]	7:0	Insert Fraction Vertical Positi	on.	
30h	REG2F61	7:0	Default : 0x00	Access : RO	
(2F61h)	IFVP[15:8]	7:0	See description of '2F60h'.	T	
31h	REG2F62	7:0	Default : 0x00	Access : RO	
(2F62h)	IFRACTW[7:0]	7:0	Insert Fraction Width. PD Down value.		
31h	REG2F63	7:0	Default : 0x00	Access : RO	

Index	Mnemonic	Bit	Description		
(Absolute)					
	IFRACTW[15:8]	7:0	See description of '2F62h'.	T	
32h	REG2F64	7:0	Default : 0x00	Access : RO	
(2F64h)	OVSSTAT[7:0]	7:0	Output Vertical Total Status.		
			Lock status.  Equal to 1 when phase error less than 29h/2Ah.		
32h	REG2F65	7:0	Default : 0x00	Access : RO	
2F65h)	REG2F05	7.0	Reserved.	Access : RO	
<del> ,</del>	OVERDESTAT	6			
	- OVERDESTAT	5:3	Output Vertical DE Status. Reserved.		
	OVSSTAT[10:8]	2:0	See description of '2F64h'.		
33h	REG2F66	7:0	Default : 0x00	Access : R/W	
(2F66h)	OHTSTAT0[7:0]	7:0	OHSTAT initial value.		
34h	REG2F68/Istar Co	70	Default: 0x00	Access : RO	
(2F68h)	OHTSTAT1[7:0]	7:0	Output H Total Status.		
35h	REG2F6AOT 涂圳巾	5:07	Default: 0x00	Access : R/W	
( <b>2F6Ah)</b>	- Internal I	7:4	Reserved.		
	OHTSTAT2[3:0]	3:0	OHSTAT initial value.		
36h	REG2F6C	7:0	Default : 0x00	Access : RO	
(2F6Ch)	-	7:4	Reserved.		
	OHTSTAT3[3:0]	3:0	OHSTAT initial value.		
37h	REG2F6E	7:0	Default : 0x00	Access : R/W	
(2F6Eh)	FRACST0[7:0]	7:0	Fraction initial value.		
38h	REG2F70	7:0	Default : 0x00	Access : RO	
(2F70h)	FRACST1[7:0]	7:0	Fraction Status.		
39h	REG2F72	7:0	Default : 0x00	Access : R/W	
(2F72h)	-	7:3	Reserved.		
	FRACST2[2:0]	2:0	Fraction Status.		
3Ah	REG2F74	7:0	Default : 0x00	Access : RO	
(2F74h)	-	7:3	Reserved.		
	FRACST3[2:0]	2:0	Fraction Status.		
3Bh	REG2F76	7:0	Default : 0x00	Access : R/W	
(2F76h)	HTTMGN[7:0]	7:0	H Total Margin.		
3Bh	REG2F77	7:0	Default: 0x00	Access : R/W	

VOPREG	Register (Bank = 2F, Sul	b-Ban	k =10)	
Index (Absolute)	Mnemonic	Bit	Description	
	SSCMGN[7:0]	7:0	SSC Margin.	
3Ch	REG2F78	7:0	Default : 0x00	Access : R/W
(2F78h)	RSTVALUE0[7:0]	7:0	Read Start initial value.	
3Dh	REG2F7A	7:0	Default : 0x00	Access : RO
(2F7Ah)	RSTVALUE1[7:0]	7:0	Read Start Value.	
3Eh	REG2F7C	7:0	Default : 0x00	Access : R/W
(2F7Ch)	-	7:5	Reserved.	
	RSTVALUE2[4:0]	4:0	Read Start initial value.	
3Fh	REG2F7E	7:0	Default : 0x00	Access : RO
(2F7Eh)	-	7:5	Reserved.	
	RSTVALUE3[4:0]	4:0	Read Start Value.	
40h	REG2F80	7:0	Default: 0x00	Access : R/W
(2F80h)	- Mstar Coi	716	Reserved.	
	FRONT_BACK 字址市	4:0	Set front back mode.	
41h	REG2F82Nternal U	<b>57:0</b>	Default: 0x00	Access : R/W
(2F82h)	INP8	7	This bit with REG_INE_DRV3 for gamma mapping.	to enable G replace R and B
	ONE_DRV3	6	Gamma use G replace R and	B for gamma mapping.
	GABYP	5	By pass gamma function.	
	-	4:3	Reserved.	
	TUN_FPLL_DL_LN[2:0]	2:0	Delay line numbers of FPLL r	node.
41h	REG2F83	7:0	Default : 0x00	Access : R/W
(2F83h)	TSTDATA[7:0]	7:0	Reserved.	
42h	REG2F84	7:0	Default : 0x00	Access : R/W
(2F84h)	LFCOEF1[2:0]	7:5	Loop filter coefficient 1.	
	LFCOEF2[4:0]	4:0	Loop filter coefficient 2.	
42h	REG2F85	7:0	Default : 0x00	Access : R/W
(2F85h)	TUNE_SLOW[7:0]	7:0	Tune number for OVDE lock	value fine tune.
43h	REG2F86	7:0	Default : 0x00	Access : R/W
(2F86h)	TFRACN[7:0]	7:0	Target Fraction Number. / Frame PLL limit RK[7:0].	
45h	REG2F8A	7:0	Default : 0x00	Access : RO, R/W

Index (Absolute)	Mnem	onic	Bit	Description	
	-		7	Reserved.	
	PDP_M	ASK_EN	6	Reserved.	
	-		5	Reserved.	
	FX_PRO	T	4	Frame Change Protect.	
	-		3:0	Reserved.	
45h	REG2F	:8B	7:0	Default: 0x40	Access: R/W
(2F8Bh)	-		7	Reserved.	
	EOCK		6	Use External Clock (pin) as 0: Disable (use internal dot 1: Enable (use external dot	clock).
	SEE_DE	EBUG_SEL[2:0]	5:3	See Debug bus output byte enable, bit0=DI[7:0], bit1=DI[15:8], bit2=DI[23:16].	
	BPM	Mstar Co	nfid	Bypass clock Mode (IDCLK as ODCLK).  0: Disable.	
	for 深圳市,		鼎7	PLL Test register protect bit.	
-		Internal U	se	0: Disable. 1: Enable.	
	LRTM		0	LVDS/RSDS Test Mode enable. 0: Disable. 1: Enable.	
46h	REG2F	F8C	7:0	Default : 0x00	Access : R/W
(2F8Ch)	CLKDLYSEL[3:0]		7:4	OCKDLY[3:0]: OCLK Delay adjustment (TCON featur only). 0: 16 step to adjust. 1: Typical 0.8ns delay/step.	
	OCLK		3	Output CLK control. 0: Normal. 1: Invert.	
	ODE		2	Output DE control. 0: Active high. 1: Active low.	
	OVS		1	Output VSYNC control. 0: Active high. 1: Active low.	
	OHS		0	Output HSYNC control.	

Index (Absolute)	Mnemonic	Bit	Description	
			0: Active high. 1: Active low.	
46h	REG2F8D	7:0	Default : 0x00	Access: R/W
(2F8Dh)	-	7:6	Reserved.	
	OEDB	5	Output Even Data Bus pin control. 0: Normal. 1: Tri-state.	
	OODB	4	Output Odd Data Bus pin cor 0: Normal. 1: Tri-state.	ntrol.
	OVS0	3	OVSYNC pin control. 0: Normal. 1: Tri-state.	
-	OHSO Mstar Col for 深圳市	nf <del>i</del> d 「県۶	OHSYNC pin control. 0: Normal. 1: Tri-state./ 有限小	<b>公司</b>
	odeo Internal U	se	ODE pin control.  0: Normal.  1: Tri-state.	
	OCLK0	0	OCLK pin control. 0: Normal. 1: Tri-state.	
47h	REG2F8E	7:0	Default : 0x00	Access : R/W
(2F8Eh)	DEDRV[1:0]	7:6	Output DE Driving current se 00: 4mA. 01: 6mA. 10: 8mA. 11: 12mA.	elect.
	CLKDRV[1:0]	5:4	Output Clock Driving current select. 00: 4mA.01: 6mA. 10: 8mA. 11: 12mA.	
	ODDDRV[1:0]	3:2	Output data Odd channel Dri 00: 4mA. 01: 6mA. 10: 8mA. 11: 12mA.	iving current select.

Index (Absolute)	Mnemonic	Bit	Description	
(1	EVENDRV[1:0]	1:0	Output data Even channel I 00: 4mA. 01: 6mA. 10: 8mA. 11: 12mA.	Oriving current select
48h	REG2F90	7:0	Default : 0x00	Access : R/W
(2F90h)	-	7:6	Reserved.	
	SKEW[1:0]	5:4	Output data SKEW.	
	ECLKDLY[3:0]	3:0	ECLK Delay adjustment (TCON feature only). 0: 16 steps to adjust. 1: Typical 0.8ns delay/step.	
48h	REG2F91	7:0	Default : 0x00	Access : R/W
(2F91h)	TEST_CLK_MODE  Mstar Co	7 nfid	0: Disable. 1: Enable.	
1	PLL_DIV2 for 深圳市	鼎	0: Normal. 1: Test clock output divided	by 2.
	TEST_MD_D	<b>S</b> <sup>5</sup> / <sub>4</sub>	1: Select DDR 29est bus. 1: Enable 24-bit test bus ou	itput.
	TEST_MD[3:0]	3:0	Reserved.	
49h	REG2F92	7:0	Default: 0x00	Access : R/W
(2F92h)	BIST_STS[7:0]	7:0	Reserved.	
49h	REG2F93	7:0	Default: 0x00	Access: R/W
(2F93h)	CHIPID[7:0]	7:0	Chip ID.	
4Ah	REG2F94	7:0	Default : 0x00	Access : RO
(2F94h)	BOND_STS[7:0]	7:0	Reserved.	
4Bh	REG2F96	7:0	Default : 0x44	Access : R/W
(2F96h)	LP_SET0[7:0]	7:0	Output PLL Set.	
4Bh	REG2F97	7:0	Default: 0x55	Access : R/W
(2F97h)	LP_SET0[15:8]	7:0	See description of '2F96h'.	
4Ch	REG2F98	7:0	Default : 0x00	Access : R/W
(2F98h)	LP_SET1[7:0]	7:0	Output PLL Set.	
50h	REG2FA0	7:0	Default : 0x00	Access : R/W
(2FA0h)	OBN10	7	10-bit Bus enable.	
	DITHER_MINUS	6	1: Enable.	

Index (Absolute)	Mnemonic	Bit	Description	
ADSUIULE)	GPODDC	5	GPO, GPO[3] use for DDC D	AT/CI K
	M_GRG	4	Main window Gamma Round	-
	-	3:1	Reserved.	ing.
	GCFE	0	Gamma correction function	anahla
	OCI L	U	0: Off.	eriable.
			1: On.	
2h	REG2FA4	7:0	Default : 0x00	Access : R/W
2FA4h)	OSD_HS_ST[7:0]	7:0	Osd new reference h start.	
2h	REG2FA5	7:0	Default : 0x00	Access : R/W
2FA5h)	OSD_NEW_REF	7	Osd new reference enable.	
	-	6:4	Reserved.	
	OSD_HS_ST[11:8]	3:0	See description of '2FA4h'.	
53h	REG2FA6/Istar Cor	7:0	Default: 0x00	Access : R/W
(2FA6h)	OSD_HS_END[7:0]	7:0	Osd new reference h end.	
(2FA7h) _	REG2FAFOT 涂圳巾	妈?	Default: 0x00	Access : R/W
	- Internal II	7:4	Reserved.	
	OSD_HS_END[11:8]	3:0	See description of '2FA6h'.	
54h	REG2FA8	7:0	Default : 0x00	Access : R/W
2FA8h)	OSD_VFDE_ST[7:0]	7:0	Osd new reference v start.	
54h	REG2FA9	7:0	Default : 0x00	Access : R/W
(2FA9h)	-	7:3	Reserved.	
	OSD_VFDE_ST[10:8]	2:0	See description of '2FA8h'.	
55h	REG2FAA	7:0	Default : 0x00	Access : R/W
(2FAAh)	OSD_VFDE_END[7:0]	7:0	Osd new reference v end.	
55h	REG2FAB	7:0	Default : 0x00	Access : R/W
(2FABh)	-	7:3	Reserved.	
	OSD_VFDE_END[10:8]	2:0	See description of '2FAAh'.	
56h	REG2FAC	7:0	Default : 0x00	Access : R/W
(2FACh)	LIM_HS	7	Limit Htotal by PWM counter	r enable.
	NEW_FIELD_SEL	6	Select field created method.	
			0: Created by Vsync and Hsy	ync.
			1: Created by VFDE.	
	SEL_OSD_AL	5	Select OSD down count inde	ex.
			0: VFDE end.	

VOPREG	Register (Bank = 2F, Sul	b-Ban	k =10)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Vsync end.	
	-	4:0	Reserved.	
57h	REG2FAE	7:0	Default : 0x00	Access : RO
(2FAEh)	REM[7:0]	7:0	Htoal REMainder value.	
57h	REG2FAF	7:0	Default : 0x00	Access : RO
(2FAFh)	-	7:4	Reserved.	
	REM[11:8]	3:0	See description of '2FAEh'.	
58h	REG2FB0	7:0	Default : 0x00	Access : R/W
(2FB0h)	PWM5DIV[7:0]	7:0	PWM5 CLK div factor.	
58h	REG2FB1	7:0	Default : 0x00	Access : R/W
(2FB1h)	-	7:1	Reserved.	
	PWM5DIV[8]	0	See description of '2FB0h'.	
59h	REG2FB2VIStar COI	7516	Default: 0x00	Access : R/W
(2FB2h)	PWM5DUTY[7:0]	Z:0	PWM5 period.	
-	REG2FB4	7:0	Default : 0x00	Access : R/W
(2FB4h)	TRACE_PHASE_HTOTAL[7:0]	<b>S</b> 7:0	New Htotal for fast phase offset reduce, only active who REG_TRACE_PHASE_EN is set to 1.	
5Ah	REG2FB5	7:0	Default : 0x00	Access : R/W
(2FB5h)	-	7	Reserved.	
	NEW_HBC_CLAMP	6	Clamp function for HBC gain	•
	NEW_HBC_GAIN	5	HBC gain mode. 0: 0.4. 1: 0.04.	
	TRACE_PHASE_EN	4	Enable modify Htotal for fast	phase offset reduce.
	TRACE_PHASE_HTOTAL[11:8]	3:0	See description of '2FB4h'.	•
64h	REG2FC8	7:0	Default : 0x07	Access : R/W
(2FC8h)	BIUCLK_DIV[7:0]	7:0	Calculate VDE ratio BIUCLK	divider.
64h	REG2FC9	7:0	Default : 0x00	Access : R/W
(2FC9h)	-	7:1	Reserved.	•
	RPT_VRATIO_EN	0	Report VDE Vtotal ratio enab	ole.
65h	REG2FCA	7:0	Default : 0x00	Access : R/W
(2FCAh)	PIP_OP2_0_REG[7:0]	7:0		•
65h	REG2FCB	7:0	Default : 0x00	Access : R/W

Index (Absolute)	Mnemonic	Bit	Description	
	PIP_OP2_1_REG[7:0]	7:0		
66h	REG2FCC	7:0	Default : 0x00	Access : R/W
(2FCCh)	PIP_OP2_2_REG[7:0]	7:0		
66h	REG2FCD	7:0	Default : 0x00	Access : R/W
2FCDh)	PIP_OP2_3_REG[7:0]	7:0		
67h	REG2FCE	7:0	Default: 0x00	Access : R/W
(2FCEh)	PIP_OP2_4_REG[7:0]	7:0		
67h	REG2FCF	7:0	Default : 0x00	Access : R/W
(2FCFh)	PIP_OP2_5_REG[7:0]	7:0		
68h	REG2FD0	7:0	Default : 0x00	Access : RO
(2FD0h)	VDE_PRD_VALUE[7:0]	7:0	Input VDE PRD value.	
68h	REG2FD1	7:0	Default : 0x00	Access : RO
(2FD1h)	VDE_PRD_VALUE[13:8] CO	75:60	See description of '2FD0h'.	
69h	REG2FD20r 泛空十川古	7:0	Default : 0x00	Access : RO
	VTT_PRD_VALUE[7:0]	7:0	Input Vtt PRD value.	( PJ
59h	REG2FD3Nternal U	9	Default: 0x00	Access : RO
	VTT_PRD_VALUE[15:8]	7:0	See description of '2FD2h'.	
5Ah	REG2FD4	7:0	Default : 0x00	Access : R/W
(2FD4h)	HIFRC_SROT	7	Enable HIFRC spatial rotation	١.
	RAN[1:0]	6:5	Enable HIFRC Random noise	latch for rotation.
	F2_EN	4	Enable noise repeats 2 frame	es.
	NEW_DITH_M	3	New dither method select.	
	-	2	Reserved.	
	PSEUDO_EN_T	1	Enable dither pattern rotation	n line by line.
	PSEUDO_EN_S	0	Enable dither pattern rotation	n frame by frame.
6Ah	REG2FD5	7:0	Default : 0x00	Access : R/W
(2FD5h)	-	7	Reserved.	
	OSD_HDE_SEL	6	Select OSD_HDE with VFDE	signal.
			0: OSD_HDE = HFDE.	_
			1: OSD_HDE = HFDE & VFDI	
	PSE_RST_NUM[1:0]	5:4	Frame period for dither pseu	
	H_RAN_EN	3	H direction using random noi	
	NEW_ACBD	2	Swap HIFRC probability sequ	ence.

Index (Absolute)	Mnemonic	Bit	Description	
	OLD_HIFRC	1	Select old HIFRC dither meth	od.
	RAN_DIR_EN	0	Enable noise as rotate directi	ion.
6Ch	REG2FD8	7:0	Default : 0x00	Access : R/W
(2FD8h)	LUT_RAM_ADDRESS[7:0]	7:0	LUT table r/w address.	
6Dh	REG2FDA	7:0	Default : 0x00	Access : R/W
(2FDAh)	LUT_W_FLAG2	7	LUT table blue write command.	
	LUT_W_FLAG1	6	LUT table green write comma	and.
	LUT_W_FLAG0	5	LUT table red write command	d.
	-	4:0	Reserved.	
6Dh	REG2FDB	7:0	Default : 0x00	Access : R/W
(2FDBh)	LUT_R_FLAG2	7	LUT table blue read comman	d.
	LUT_R_FLAG1	6	LUT table green read comma	ınd.
	LUT_R_FLAGOSTAT COI	nfid	Ttable red read command	l.
	- for <sup>(</sup> 空 + II) 主	4:0	Reserved.  / 左 (日 //)	
6Eh	REG2FDC	7:0	Default : 0x00	Access : R/W
(2FDCh)	WR_R[7:0]nternal U	<b>S</b> 7:0	Data write to R LUT SRAM.	
6Eh	REG2FDD	7:0	Default : 0x00	Access : R/W
(2FDDh)	-	7:4	Reserved.	
	WR_R[11:8]	3:0	See description of '2FDCh'.	
6Fh	REG2FDE	7:0	Default : 0x00	Access : R/W
(2FDEh)	WR_G[7:0]	7:0	Data write to G LUT SRAM.	
6Fh	REG2FDF	7:0	Default : 0x00	Access : R/W
(2FDFh)	-	7:4	Reserved.	
	WR_G[11:8]	3:0	See description of '2FDEh'.	
70h	REG2FE0	7:0	Default : 0x00	Access : R/W
(2FE0h)	WR_B[7:0]	7:0	Data write to B LUT SRAM.	
70h	REG2FE1	7:0	Default : 0x00	Access : R/W
(2FE1h)	-	7:4	Reserved.	
	WR_B[11:8]	3:0	See description of '2FE0h'.	
71h	REG2FE2	7:0	Default : 0x00	Access : RO
(2FE2h)	RD_R[7:0]	7:0	Data read from R LUT SRAM	
71h	REG2FE3	7:0	Default : 0x00	Access : RO
(2FE3h)	_	7:4	Reserved.	•

VOPREG	Register (Bank = 2F, Sul	b-Ban	k =10)	
Index (Absolute)	Mnemonic	Bit	Description	
	RD_R[11:8]	3:0	See description of '2FE2h'.	
72h	REG2FE4	7:0	Default : 0x00	Access : RO
(2FE4h)	RD_G[7:0]	7:0	Data read from G LUT SRAM	
72h	REG2FE5	7:0	Default : 0x00	Access : RO
(2FE5h)	-	7:4	Reserved.	
	RD_G[11:8]	3:0	See description of '2FE4h'.	
73h	REG2FE6	7:0	Default : 0x00	Access : RO
(2FE6h)	RD_B[7:0]	7:0	Data read from B LUT SRAM	
73h	REG2FE7	7:0	Default : 0x00	Access : RO
(2FE7h)	-	7:4	Reserved.	
	RD_B[11:8]	3:0	See description of '2FE6h'.	
74h	REG2FE8	7:0	Default : 0x00	Access : RO, R/W
(2FE8h)	<ul> <li>Mstar Cor</li> </ul>	774	Reserved.	
	CLR_MLOAD_TOO_SLOW  ==		Clear auto mload gamma too	s <mark>low</mark> flag.
	MLOAD_TOO_SLOW	717 °	Auto mload gamma too slow	flag.
	AUTO_MLOAD_SWITCH	Se	Enable auto mload gamma switch gamma table by frame.	
	AUTO_MLOAD_GAMMA	0	Enable auto mload gamma fi	unction.
75h	REG2FEA	7:0	Default : 0x00	Access : R/W
(2FEAh)	MLOAD_GAMMA_BASE0[7:0]	7:0	Gamma table base address 0	).
75h	REG2FEB	7:0	Default: 0x00	Access : R/W
(2FEBh)	MLOAD_GAMMA_BASE0[15:8]	7:0	See description of '2FEAh'.	
76h	REG2FEC	7:0	Default : 0x00	Access : R/W
(2FECh)	MLOAD_GAMMA_BASE0[23:16]	7:0	See description of '2FEAh'.	
77h	REG2FEE	7:0	Default: 0x00	Access : R/W
(2FEEh)	MLOAD_GAMMA_BASE1[7:0]	7:0	Gamma table base address 1	L.
77h	REG2FEF	7:0	Default : 0x00	Access : R/W
(2FEFh)	MLOAD_GAMMA_BASE1[15:8]	7:0	See description of '2FEEh'.	
78h	REG2FF0	7:0	Default : 0x00	Access : R/W
(2FF0h)	MLOAD_GAMMA_BASE1[23:16]	7:0	See description of '2FEEh'.	
79h	REG2FF2	7:0	Default : 0x00	Access : R/W
(2FF2h)	MLOAD_CNT[7:0]	7:0	Load gamma table from DRA	M number.
7Ah	REG2FF4	7:0	Default : 0x00	Access : R/W
(2FF4h)	R_MAX_BASE0[7:0]	7:0	Max value for R channel gam	nma table 0.

Index	Mnemonic	Bit	Description		
(Absolute)					
7Ah (2555k)	REG2FF5	7:0	Default : 0x00	Access : R/W	
(2FF5h)	-	7:4	Reserved.		
	R_MAX_BASE0[11:8]	3:0	See description of '2FF4h	<u>'.                                    </u>	
7Bh	REG2FF6	7:0	Default : 0x00	Access : R/W	
(2FF6h)	R_MAX_BASE1[7:0]	7:0	Max value for R channel	gamma table 1.	
7Bh	REG2FF7	7:0	Default : 0x00	Access: R/W	
(2FF7h)	-	7:4	Reserved.		
	R_MAX_BASE1[11:8]	3:0	See description of '2FF6h	<u>'.                                    </u>	
7Ch	REG2FF8	7:0	Default : 0x00	Access : R/W	
(2FF8h)	G_MAX_BASE0[7:0]	7:0	Max value for G channel	gamma table 0.	
7Ch	REG2FF9	7:0	Default: 0x00	Access : R/W	
(2FF9h)	-	7:4	Reserved.		
	G_MAX_BASE0[11:8]	UPIE C	See description of '2FF8h	ı'.	
7Dh	REG2FF4 CC   空十川	7:0	Default : 0x00	// Access : R/W	
(2FFAh)	G_MAX_BASE1[7:0]	7:0	Max value for G channel	gamma table 1.	
7Dh	REG2FFB nterna	57:0	Default: 0x00	Access : R/W	
(2FFBh)	-	7:4	Reserved.		
	G_MAX_BASE1[11:8]	3:0	See description of '2FFAh	n'.	
7Eh	REG2FFC	7:0	Default : 0x00	Access : R/W	
(2FFCh)	B_MAX_BASE0[7:0]	7:0	Max value for B channel	gamma table 0.	
7Eh	REG2FFD	7:0	Default : 0x00	Access : R/W	
(2FFDh)	-	7:4	Reserved.		
	B_MAX_BASE0[11:8]	3:0	See description of '2FFCh	ו'.	
7Fh	REG2FFE	7:0	Default : 0x00	Access : R/W	
(2FFEh)	B_MAX_BASE1[7:0]	7:0	Max value for B channel	gamma table 1.	
7Fh	REG2FFF	7:0	Default : 0x00	Access : R/W	
(2FFFh)	-	7:4	Reserved.		
	B_MAX_BASE1[11:8]	3:0	See description of '2FFEh	,'	

## SCMI Register (Bank = 2F, Sub-Bank = 12)

SCMI Re	gister (Bank = 2F, Sub-Ba	nk =1	12)		
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2F00	7:0	Default : 0xFF		
(2F00h)	Mstar Con for 深圳市의 Internal Us	鼎禾	Bank selection for scaler.  00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of OP1_TOP 21: Register of ELA 22: Register of TDDI 23: Register of HVSP 24: Register of PAFRC 25: Register of xVYCC 26: Reserved 27: Register of ACE2	ndow	
01h	REG2F02	7:0	Default : 0x00	Access : R/W	
(2F02h)	FBL_ONLY	7	F2 frame buffer less mode e	enable.	
	-	6	Reserved.		
	RGB_YUV444_10BIT_F2	5	F2 RGB/YUV 444 10-bits for	mat.	
	RGB_YUV444_8BIT_F2	4	F2 RGB/YUV 444 8-bits form	nat.	
	MEM_MODE6_TO_7_F2	3	F2 memory data config from	n mode 6 change to mode 7.	
	MEM_MODE5_TO_7_F2	2	F2 memory data config from mode 5 change to mode 7.		
	MEM_MODE5_TO_6_F2	1	F2 memory data config from	n mode 5 change to mode 6.	
	MEM_MODE5_TO_4_F2	0	F2 memory data config from	n mode 5 change to mode 4.	
01h	REG2F03	7:0	Default : 0x00	Access : R/W	
(2F03h)	-	7	Reserved.		
	MOTION_TH1_F2[2:0]	6:4	F2 Motion Threshold for nor	mal case.	

SCMI Reg	gister (Bank = 2F, Sub-Ba	nk =1	12)	
Index (Absolute)	Mnemonic	Bit	Description	
	STILL_MODE_F2	3	F2 image freeze enable.	
	DE_INTL_MD_F2[2:0]	2:0	F2 IP memory data format.	
02h	REG2F04	7:0	Default : 0x00	Access : R/W
(2F04h)	OPM_MEM_CONFIG_F2[3:0]	7:4	F2 OP memory data format.	
	IPM_MEM_CONFIG_F2[3:0]	3:0	F2 IP memory data format.	
02h	REG2F05	7:0	Default : 0x04	Access : R/W
(2F05h)	CAPTURE_START_F2	RE_START_F2 7 F2 image capture start.		
	IPM_READ_OFF_F2	6	F2 force IP read request dis	able.
	MADI_FORCE_OFF_F2	5	F2 force madi off.	
	MADI_FORCE_ON_F2	4	F2 force madi on.	
	FBL_25D	3	F2 frame buffer less de-inte	rlace mode.
	YC_SEPARATE_F2	2	F2 YC separate in FB.	
	OPM_CONFIG_DEFINE_F2_ON	fide	F2 OP enable define memor	y data format.
	IPM_CONFIG_DEFINE_F2   ===	<b>国0</b> 手	F2 IP enable define memory	data format.
03h	REG2F06	7:0	Default : 0x00	Access : R/W
(0=0.01.)	IPM_REQ_RST_F2TNA US	ser (	F2 reset IP to MIU request s	signal.
	DUMMY03_6_6	6		
	OPM_LINEAR_EN_F2	5	F2 OP linear address enable.	
	IPM_LINEAR_EN_F2	4	F2 IP linear address enable.	
	OPM_4READ_EN_F2	3	F2 OP read 4 fields enable.	
	OPM_3READ_EN_F2	2	F2 OP read 3 fields enable.	
	OPM_2READ_EN_F2	1	F2 OP read 2 fields enable.	
	OPM_1READ_EN_F2	0	F2 OP read 1 field enable.	
03h	REG2F07	7:0	Default : 0x08	Access : R/W
(2F07h)	FRC_AUTO	7	Insert/Lock Vsync signal FR	C auto select.
	LOCK_F1	6	Insert/Lock Vsync signal loc	k with F1.
	IPM_V_MIRROR_F2	5	F2 IP Vertical mirror enable.	
	IPM_H_MIRROR_F2	4	F2 IP Horizontal mirror enal	ole.
	FILM_HIGH_PRI_F2	3	F2 OP dot line select high pr	iority when film mode active.
	FILM_NOC_INVERT_F2	2	F2 OP film dot line data sele	ect.
	DOT_LN_PON_SEL_F2	1	F2 OP MADi dot line data se	lect.
	YC_SWAP_EN_F2	0	F2 OP Y/C data swap enable.	
04h	REG2F08	7:0	Default : 0x00	Access : R/W

SCMI Reg	gister (Bank = 2F, Sub-Ba	nk =1	.2)		
Index (Absolute)	Mnemonic	Bit	Description		
	3FRAME_MODE_F2	7	F2 3 frames buffer for progr	ressive mode.	
	-	6:4	Reserved.		
	DUMMY04_2_3[1:0]	3:2			
	BOB_YMR_10_EN_F2	1	F2 10-bits Bob mode with Y	motion.	
	BOB_YMR_8_EN_F2	0	F2 8-bits Bob mode with Y r	notion.	
04h	REG2F09	7:0	Default : 0x00	Access : R/W	
(2F09h)	-	7	Reserved.		
	Y8_ONLY_MODE_F2	6	F2 FB store Y-8bits only.		
	IPM_444_READ_EN_F2	5	F2 IP 444 format read from memory enable.		
	IP_2FRAME_BYPASS_F2	4	F2 IP bypass two frames data to OPM.		
	IP_BYPASS_ALL_F2	3	F2 IP bypass to OPM, OPM read request off.		
	IP_BYPASS_INTERLACE_F2	2	F2 IP bypass to OPM, OPM interlace read from MIU/IP.		
	IPM_Y_ONLY_WERT CON	tide	F2 IP write Y only.		
	IPM_Y_ONLY_R_F27 +     =	<b>見</b> 0千	F2 IP read Y only. ( )	·司	
05h	REG2F0A	7:0	Default : 0x00	Access : R/W	
(2F0Ah)	DUMMY05_14_15[3:0]] a U S	7:4	Dnly		
	FRC_WITH_LCNT_F2	3	F2 frame rate convert dependence with IP write line count.		
	W_LCNT_STATUS_SEL_F2[2:0]	2:0	F2 IP write line count status select.		
05h	REG2F0B	7:0	Default : 0x00	Access : R/W	
(2F0Bh)	DUMMY05_4_15[11:4]	7:0	See description of '2F0Ah'.		
06h	REG2F0C	7:0	Default : 0x00	Access : R/W	
(2F0Ch)	DUMMY06_0_15[7:0]	7:0			
06h	REG2F0D	7:0	Default : 0x00	Access : R/W	
(2F0Dh)	DUMMY06_0_15[15:8]	7:0	See description of '2F0Ch'.		
07h	REG2F0E	7:0	Default : 0x88	Access : R/W	
(2F0Eh)	W_VP_CNT_CLR_F2	7	F2 IP write mask field count	clear.	
	W_MASK_MODE_F2[2:0]	6:4	F2 IP write mask number by	/ field.	
	IPM_STATUS_CLR_F2	3	F2 IP status clear enable.		
	IPM_RREQ_FORCE_F2	2	F2 IP read request force ena	able.	
	IPM_RREQ_OFF_F2	1	F2 IP read request disable.		
	IPM_WREQ_OFF_F2	0	F2 IP write request disable.		
07h	REG2F0F	7:0	Default : 0x00	Access : R/W	

SCMI Reg	gister (Bank = 2F, Sub-Ba	IIK	.2)	
Index (Absolute)	Mnemonic	Bit	Description	
	RW_BANK_MAP_F2[1:0]	7:6	F2 read/write bank mapping	g mode.
	4FRAME_MODE_F2	5	F2 4 frames buffer for prog	ressive mode.
	BK_FIELD_INV_F2	4	F2 read/write bank inverse.	
	OPM_RBANK_FORCE_F2	3	F2 OP force read bank enable.	
	OPM_RBANK_SEL_F2[2:0]	2:0	F2 OP force read bank selec	t.
08h	REG2F10	7:0	Default : 0x00	Access : R/W
(2F10h)	IPM_BASE_ADDR0_F2[7:0]	7:0	F2 IP frame buffer base add	dress 0.
08h	REG2F11	7:0	Default : 0x00	Access : R/W
(2F11h)	IPM_BASE_ADDR0_F2[15:8]	7:0	See description of '2F10h'.	
09h	REG2F12	7:0	Default : 0x00	Access : R/W
(2F12h)	IPM_BASE_ADDR0_F2[23:16]	7:0	See description of '2F10h'.	
0Ah	REG2F14	7:0	Default : 0x00	Access : R/W
(2F14h)	IPM_BASE_ADDR12F2[7:0] ON	T1::06	F2 IP frame buffer base add	dress 1.
0Ah	REG2F15 Cr 、空十川市	7:0	Default   0x00	Access : R/W
(2F15h)	IPM_BASE_ADDR1_F2[15:8]	7:0	See description of '2F14h'.	, <del>–</del> J
(25461)	REG2F16 Nternal US	7:0	Default : 0x00	Access : R/W
	IPM_BASE_ADDR1_F2[23:16]	7:0	See description of '2F14h'.	
0Ch	REG2F18	7:0	Default : 0x00	Access : R/W
(2F18h)	IPM_BASE_ADDR2_F2[7:0]	7:0	F2 IP frame buffer base add	dress 2.
0Ch	REG2F19	7:0	Default : 0x00	Access : R/W
(2F19h)	IPM_BASE_ADDR2_F2[15:8]	7:0	See description of '2F18h'.	
0Dh	REG2F1A	7:0	Default : 0x00	Access : R/W
(2F1Ah)	IPM_BASE_ADDR2_F2[23:16]	7:0	See description of '2F18h'.	
0Eh	REG2F1C	7:0	Default : 0x00	Access : R/W
(2F1Ch)	IPM_OFFSET_F2[7:0]	7:0	F2 IP frame buffer line offse	et (pixel unit).
0Eh	REG2F1D	7:0	Default : 0x00	Access : R/W
(2F1Dh)	-	7:4	Reserved.	
	IPM_OFFSET_F2[11:8]	3:0	See description of '2F1Ch'.	
0Fh	REG2F1E	7:0	Default : 0x00	Access : R/W
(2F1Eh)	IPM_FETCH_NUM_F2[7:0]	7:0	F2 IP fetch pixel number of	one line.
0Fh	REG2F1F	7:0	Default : 0x00	Access : R/W
(2F1Fh)	-	7:4	Reserved.	•
	IPM_FETCH_NUM_F2[11:8]	3:0	See description of '2F1Eh'.	

Index	Mnemonic	Bit	Description			
(Absolute)	Finemonic	Bit	Description			
10h	REG2F20	7:0	Default: 0x00	Access : R/W		
(2F20h)	OPM_BASE_ADDR0_F2[7:0]	7:0	F2 OP frame buffer base ac	ldress 0.		
10h	REG2F21	7:0	Default : 0x00	Access : R/W		
(2F21h)	OPM_BASE_ADDR0_F2[15:8]	7:0	See description of '2F20h'.			
11h	REG2F22	7:0	Default : 0x00	Access : R/W		
(2F22h)	OPM_BASE_ADDR0_F2[23:16]	7:0	See description of '2F20h'.			
12h	REG2F24	7:0	Default : 0x00	Access : R/W		
(2F24h)	OPM_BASE_ADDR1_F2[7:0]	7:0	F2 OP frame buffer base ac	ldress 1.		
12h	REG2F25	7:0	Default : 0x00	Access : R/W		
(2F25h)	OPM_BASE_ADDR1_F2[15:8]	7:0	See description of '2F24h'.			
13h	REG2F26	7:0	Default : 0x00	Access : R/W		
(2F26h)	OPM_BASE_ADDR1_F2[23:16]	7:0	See description of '2F24h'.			
14h	REG2F28VIStar Con	1496	Default: 0x00	Access : R/W		
(2F28h)	OPM_BASE_ADDR2_F2[7:0]	7:0	F2 OP frame buffer base ac	ldr <mark>ess</mark> 2.		
14h	REG2F29	7:0	Default : 0x00	Access : R/W		
(2F29h)	OPM_BASE_ADDR2_F2[15:8]	OPM_BASE_ADDR2_F2[15:8] 7:0 See description of '2F28h'.				
15h	REG2F2A	7:0	Default : 0x00	Access : R/W		
(2F2Ah)	OPM_BASE_ADDR2_F2[23:16]	7:0	See description of '2F28h'.			
16h	REG2F2C	7:0	Default : 0x00	Access : R/W		
(2F2Ch)	OPM_OFFSET_F2[7:0]	7:0	F2 OP frame buffer line offs	set (pixel unit).		
16h	REG2F2D	7:0	Default : 0x00	Access : R/W		
(2F2Dh)	-	7:4	Reserved.			
	OPM_OFFSET_F2[11:8]	3:0	See description of '2F2Ch'.			
17h	REG2F2E	7:0	Default : 0x00	Access : R/W		
(2F2Eh)	OPM_FETCH_NUM_F2[7:0]	7:0	F2 OP fetch pixel number o	f one line.		
17h	REG2F2F	7:0	Default : 0x00	Access : R/W		
(2F2Fh)	-	7:4	Reserved.			
	OPM_FETCH_NUM_F2[11:8]	3:0	See description of '2F2Eh'.			
L8h	REG2F30	7:0	Default : 0x00	Access : R/W		
(2F30h)	IPM_VCNT_LIMIT_NUM_F2[7:0]	7:0	F2 IP line count limit number	er for frame buffer write.		
18h	REG2F31	7:0	Default : 0x00	Access : R/W		
(2F31h)	-	7:5	Reserved.			
	IPM_VCNT_LIMIT_EN_F2	4	F2 IP line count limit enable	2		

SCMI Reg	gister (Bank = 2F, Sub-Bar	nk =1	.2)	
Index (Absolute)	Mnemonic	Bit	Description	
	IPM_VCNT_LIMIT_NUM_F2[11:8]	3:0	See description of '2F30h'.	
1Ah	REG2F34	7:0	Default : 0x00	Access : R/W
(2F34h)	IPM_W_LIMIT_ADR_F2[7:0]	7:0	F2 IP write limit address.	
1Ah	REG2F35	7:0	Default : 0x00	Access : R/W
(2F35h)	IPM_W_LIMIT_ADR_F2[15:8]	7:0	See description of '2F34h'.	
1Bh	REG2F36	7:0	Default : 0x00	Access : R/W
(2F36h)	IPM_W_LIMIT_ADR_F2[23:16]	7:0	See description of '2F34h'.	
1Bh	REG2F37	7:0	Default : 0x00	Access : R/W
(2F37h)	-	7:2	Reserved.	
	IPM_W_LIMIT_EN_F2	1	F2 IP write limit enable.	
	IPM_W_LIMIT_MIN_F2	0	F2 IP write limit flag 0: max	kimum 1: minimum.
1Ch	REG2F38	7:0	Default : 0x00	Access : R/W
(2F38h)	SW_HMIR_OFFSET_F2[7:0] ON	TK:06	F2 IP H mirror line offset.	
1Ch	REG2F39Or 之中川古山	7:0	Default   0x00	Access : R/W
(2F39h) _		7:5	Reserved.	( <del> </del>
	SW_HMIR_OFFSET_EN_F2	<b>34</b> (	F2 IP H/mirror line offset so	oftware setting enable.
	SW_HMIR_OFFSET_F2[11:8]	3:0	See description of '2F38h'.	
1Dh	REG2F3A	7:0	Default : 0x00	Access : R/W
(2F3Ah)	DUMMY1D_0_15[7:0]	7:0		
1Dh	REG2F3B	7:0	Default : 0x00	Access : R/W
(2F3Bh)	DUMMY1D_0_15[15:8]	7:0	See description of '2F3Ah'.	
1Eh	REG2F3C	7:0	Default : 0x00	Access : R/W
(2F3Ch)	DUMMY1E_0_15[7:0]	7:0		
1Eh	REG2F3D	7:0	Default : 0x00	Access : R/W
(2F3Dh)	DUMMY1E_0_15[15:8]	7:0	See description of '2F3Ch'.	
1Fh	REG2F3E	7:0	Default : 0x00	Access : R/W
(2F3Eh)	DUMMY1F_0_15[7:0]	7:0		
1Fh	REG2F3F	7:0	Default : 0x00	Access : R/W
(2F3Fh)	DUMMY1F_0_15[15:8]	7:0	See description of '2F3Eh'.	
20h	REG2F40	7:0	Default : 0x10	Access : R/W
(2F40h)	IPM_RREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for rea	ad request.
20h	REG2F41	7:0	Default: 0x10	Access : R/W
(2F41h)	IPM_RREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold	d for read request.

SCMI Reg	gister (Bank = 2F, Sub-Ba	nk =1	.2)		
Index (Absolute)	Mnemonic	Bit	Description		
21h	REG2F42	7:0	Default : 0x10	Access : R/W	
(2F42h)	IPM_WREQ_THRD_F2[7:0]	7:0	F2 IP FIFO threshold for wri	te request.	
21h	REG2F43	7:0	Default : 0x10	Access : R/W	
(2F43h)	IPM_WREQ_HPRI_F2[7:0]	7:0	F2 IP high priority threshold	for write request.	
22h	REG2F44	7:0	Default : 0x10	Access : R/W	
(2F44h)	IPM_RREQ_MAX_F2[7:0]	7:0	F2 IP read request max nun	nber.	
22h	REG2F45	7:0	Default : 0x10	Access : R/W	
(2F45h)	IPM_WREQ_MAX_F2[7:0]	7:0	F2 IP write request max nur	mber.	
23h	REG2F46	7:0	Default : 0x10	Access : R/W	
(2F46h)	OPM_RREQ_THRD[7:0]	7:0	OP FIFO threshold for read	request.	
23h	REG2F47	7:0	Default : 0x10	Access : R/W	
(2F47h)	OPM_RREQ_HPRI[7:0]	7:0	OP high priority threshold fo	or read request.	
24h	REG2F48VISTAR CON	THACE	Default : 0x20	Access : R/W	
(2F48h)	OPM_RREQ_MAX[7:0] +	7:0	OP read request max number	er	
24h	REG2F49	7:0	Default : 0x00	Access : R/W	
(2F49h)	OPM_LBUFILENEN   3				
	OPM_LBUF_LENGTH[6:0]	6:0	OP line buffer length for me	mory data read.	
25h	REG2F4A	7:0	Default : 0x20	Access : R/W	
(2F4Ah)	IPM_RFIFO_DEPTH_F2[7:0]	7:0	F2 IP line buffer length for r	memory data read.	
25h	REG2F4B	7:0	Default : 0x20	Access : R/W	
(2F4Bh)	IPM_WFIFO_DEPTH_F2[7:0]	7:0	F2 IP line buffer length for r	nemory data write.	
26h	REG2F4C	7:0	Default : 0x00	Access : R/W	
(2F4Ch)	OPM_FLOW_CTRL_CNT[7:0]	7:0	OP request flow control cou	nt.	
26h	REG2F4D	7:0	Default : 0x00	Access : R/W	
(2F4Dh)	DUMMY26_13_15[2:0]	7:5			
	-	4:0	Reserved.		
27h	REG2F4E	7:0	Default : 0x00	Access : R/W	
(2F4Eh)	DUMMY27_0_15[7:0]	7:0			
27h	REG2F4F	7:0	Default : 0x00	Access : R/W	
(2F4Fh)	DUMMY27_0_15[15:8]	7:0	See description of '2F4Eh'.		
28h	REG2F50	7:0	Default : 0x00	Access : R/W	
(2F50h)	DUMMY28_0_15[7:0]	7:0			
28h	REG2F51	7:0	Default : 0x00	Access : R/W	

SCMI Reg	jister (Bank = 2F, Sub-Ba	nk =1	.2)	
Index (Absolute)	Mnemonic	Bit	Description	
	DUMMY28_0_15[15:8]	7:0	See description of '2F50h'.	
34h	REG2F68	7:0	Default : 0x00	Access : R/W
(2F68h)	DUMMY34_7_7	7		
	-	6:5	Reserved.	
	IPM_CHK_SUM_EN	4	F2 check sum test enable.	
	IPM_CHK_SUM_VCNT[3:0]	3:0	F2 check sum v count.	
35h	REG2F6A	7:0	Default : 0x00	Access : RO
(2F6Ah)	STATUS_READ_35_F2[7:0]	7:0	F2 status read out for debu	g.
35h	REG2F6B	7:0	Default : 0x00	Access : RO
(2F6Bh)	STATUS_READ_35_F2[15:8]	7:0	See description of '2F6Ah'.	
36h	REG2F6C	7:0	Default : 0x00	Access : RO
(2F6Ch)	STATUS_READ_36_F2[7:0]	7:0	F2 status read out for debu	g.
36h	REG2F6DVIStar Con	14:9E	Default : 0x00	Access : RO
(2F6Dh)	STATUS_READ_36_F2[15:8]	7:0	See description of '2F6Ch'.	· 司
38h	REG2F70	7:0	Default : 0x00	Access : RO
(2F70h)	STATUS_READ_38_F2[7:0]	<del>7.</del> 0	F2 status read out for debu	g.
38h	REG2F71	7:0	Default : 0x00	Access : RO
(2F71h)	STATUS_READ_38_F2[15:8]	7:0	See description of '2F70h'.	
39h	REG2F72	7:0	Default : 0x00	Access : RO
(2F72h)	STATUS_READ_39_F2[7:0]	7:0	F2 status read out for debu	g.
39h	REG2F73	7:0	Default : 0x00	Access : RO
(2F73h)	STATUS_READ_39_F2[15:8]	7:0	See description of '2F72h'.	
3Ah	REG2F74	7:0	Default : 0x00	Access : RO
(2F74h)	STATUS_READ_3A_F2[7:0]	7:0	F2 status read out for debu	g.
3Ah	REG2F75	7:0	Default : 0x00	Access : RO
(2F75h)	STATUS_READ_3A_F2[15:8]	7:0	See description of '2F74h'.	
3Bh	REG2F76	7:0	Default : 0x00	Access : RO
(2F76h)	STATUS_READ_3B_F2[7:0]	7:0	F2 status read out for debu	g.
3Bh	REG2F77	7:0	Default : 0x00	Access : RO
(2F77h)	STATUS_READ_3B_F2[15:8]	7:0	:0 See description of '2F76h'.	
3Ch	REG2F78	7:0	Default : 0x00	Access : RO
(2F78h)	STATUS_READ_3C_F2[7:0]	7:0	F2 status read out for debu	g.
3Ch	REG2F79	7:0	Default : 0x00	Access : RO

SCMI Reg	SCMI Register (Bank = 2F, Sub-Bank =12)					
Index (Absolute)	Mnemonic	Bit	Description			
	STATUS_READ_3C_F2[15:8]	7:0	See description of '2F78h'.			
3Dh	REG2F7A	7:0	Default : 0x00	Access : RO		
(2F7Ah)	STATUS_READ_3D_F2[7:0]	7:0	F2 status read out for debug	g.		
3Dh	REG2F7B	7:0	Default : 0x00	Access : RO		
(2F7Bh)	STATUS_READ_3D_F2[15:8]	7:0	See description of '2F7Ah'.			
3Eh	REG2F7C	7:0	Default : 0x00	Access : RO		
(2F7Ch)	STATUS_READ_3E_F2[7:0]	7:0	F2 status read out for debug	debug.		
3Eh	REG2F7D	7:0	Default : 0x00	Access : RO		
(2F7Dh)	STATUS_READ_3E_F2[15:8]	7:0	See description of '2F7Ch'.			
40h	REG2F80	7:0	Default : 0x04	Access : R/W		
(2F80h)	DUMMY40_3_15[4:0]	7:3				
	UPDATE_MEM_CONFIG_EN	2	Update memory format ena	ble.		
	IP_REG_DBF_ENTAR CON	tide	Register latch with input V sync enable.			
	OP_REG_DBF_EN THE	<b>美</b> 0里	0 - Register latch with output V sync enable.			
40h	REG2F81	7:0	Default : 0x00	Access : R/W		
(2F81h)	DUMMY40_[3_15[12:5]	<b>∂</b> :0	See description of '2F80h'.			

## ACE Register (Bank = 2F, Sub-Bank = 18)

ACE Regis	ACE Register (Bank = 2F, Sub-Bank =18)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG2F00	7:0	Default : 0xFF			
(2F00h)	Mstar Confictor 深圳市鼎Internal Use	7:0 ler 科	Bank selection for scaler.  00: Register of OSD/Interr  01: Register of IP1 Main W  02: Register of IP2 Main W  05: Register of OPM  06: Register of DNR  0A: Reserved  0C: Reserved  0F: Register of S_VOP  10: Register of VOP  12: Register of SCMI  18: Register of ACE  19: Register of PEAKING  1A: Register of DLC  20: Register of DLC  21: Register of ELA  22: Register of TDDI  23: Register of HVSP  24: Register of PAFRC  25: Register of xVYCC  26: Reserved  27: Register of ACE2	Jindow Jindow		
10h ~ 11h	-	7:0	Default : -	Access : -		
(2F20h ~ 2F23h)	-	-	Reserved.			
13h ~ 22h	-	7:0	Default : -	Access : -		
(2F26h ~ 2F44h)	-	-	Reserved.			
24h ~ 28h	-	7:0	Default : -	Access : -		
(2F48h ~ 2F51h)	-	-	Reserved.			
30h	REG2F60	7:0	Default : 0x00	Access : R/W		
(2F60h)	-	7	Reserved.			
	MAIN_ICC_EN	6	Main window ICC enable.			
	-	5:3	Reserved.			
	SUB_ICC_EN	2	Sub window ICC enable.			
	OOD_ICC_LIN		San MillianM ICC CHaple.			

ACE Regis	ster (Bank = 2F, Sub-Bank =	18)		
Index (Absolute)	Mnemonic	Bit	Description	
	-	1:0	Reserved.	
31h	REG2F62	7:0	Default : 0x00	Access : R/W
(2F62h)	SUB_SA_USER_R[3:0]	7:4	Sub window ICC saturation	n adjustment of R.
	MAIN_SA_USER_R[3:0]	3:0	Main window ICC saturation	on adjustment of R.
31h	REG2F63	7:0	Default : 0x00	Access : R/W
(2F63h)	SUB_SA_USER_G[3:0]	7:4	Sub window ICC saturation	n adjustment of G.
	MAIN_SA_USER_G[3:0]	3:0	Main window ICC saturation	on adjustment of G.
32h	REG2F64	7:0	Default : 0x00	Access : R/W
(2F64h)	SUB_SA_USER_B[3:0]	7:4	Sub window ICC saturation	n adjustment of B.
	MAIN_SA_USER_B[3:0]	3:0	Main window ICC saturation	on adjustment of B.
32h	REG2F65	7:0	Default : 0x00	Access : R/W
(2F65h)	SUB_SA_USER_C[3:0]	7:4	Sub window ICC saturation	n adjustment of C.
	MAIN_SA_VSER_C[3:0] CONTIC	3:0	Mainwindow ICC saturation	on adjustment of C.
33h	REG2F66Or 之空十川 古 則	7:0	Defaulty: 0x00 ☐ //\	Access : R/W
_	SUB_SA_USER_M[3:0]	7:4	Sub window ICC saturation	n adjustment of M.
	MAIN_SA_USERM[3:0] USE	3:0	Main window ICC saturation	on adjustment of M.
33h	REG2F67	7:0	Default : 0x00	Access : R/W
(2F67h)	SUB_SA_USER_Y[3:0]	7:4	Sub window ICC saturation	n adjustment of Y.
	MAIN_SA_USER_Y[3:0]	3:0	Main window ICC saturation	on adjustment of Y.
34h	REG2F68	7:0	Default : 0x00	Access : R/W
(2F68h)	SUB_SA_USER_F[3:0]	7:4	Sub window ICC saturation	n adjustment of F.
	MAIN_SA_USER_F[3:0]	3:0	Main window ICC saturation	on adjustment of F.
35h	REG2F6A	7:0	Default : 0x00	Access : R/W
(2F6Ah)	MAIN_SIGN_SA_USER[7:0]	7:0	Main window ICC decrease	e saturation.
35h	REG2F6B	7:0	Default : 0x00	Access : R/W
(2F6Bh)	SUB_SIGN_SA_USER[7:0]	7:0	Sub window ICC decrease	saturation.
36h	REG2F6C	7:0	Default : 0x00	Access : R/W
(2F6Ch)	-	7:5	Reserved.	
	COMMON_MINUS_GAIN[4:0]	4:0	ICC decrease saturation co	ommon gain.
36h	REG2F6D	7:0	Default : 0x00	Access : R/W
(2F6Dh)	-	7	Reserved.	
	SA_MIN[6:0]	6:0	ICC decrease saturation m	inimum threshold.
37h	-	7:0	Default : -	Access : -

 Index	ster (Bank = 2F, Sub-Bank = Mnemonic	D:r	Dosquintier	
index (Absolute)		Bit	Description	
	-	-	Reserved.	
38h	-	7:0	Default : -	Access : -
(2F70h)	-	-	Reserved.	
39h ~ 3Bh	-	7:0	Default : -	Access : -
(2F72h ~ 2F77h)	-	-	Reserved.	
3Ch	REG2F78	7:0	Default : 0xFF	Access: R/W
(2F78h)	WPL_WHITE_PEAK_LIMIT_THRD[7:0]	7:0	White peak limit threshold	
40h	REG2F80	7:0	Default : 0x00	Access: R/W
(2F80h)	MAIN_IBC_EN	7	Main window IBC enable.	
	SUB_IBC_EN	6	Sub window IBC enable.	
- 5:0 Reserved.		Reserved.		
41h	REG2F82//star Confid	7:0	Default : 0x20	Access : R/W
(2F82h)	- MAIN_YR ADJ[5:0宋圳市鼎	*	Reserved.  Main window IBC Y adjust	ment of R
	REG2F83 ntornal   Ico		Default : 0x20	Access : R/W
(2F83h)	- Thtemai Use	7:6	Reserved.	
	MAIN_YG_ADJ[5:0]	5:0	Main window IBC Y adjust	ment of G.
42h	REG2F84	7:0	Default : 0x20	Access : R/W
(2F84h)	-	7:6	Reserved.	-
	MAIN_YB_ADJ[5:0]	5:0	Main window IBC Y adjust	ment of B.
42h	REG2F85	7:0	Default : 0x20	Access : R/W
(2F85h)	-	7:6	Reserved.	
	MAIN_YC_ADJ[5:0]	5:0	Main window IBC Y adjust	ment of C.
43h	REG2F86	7:0	Default : 0x20	Access : R/W
(2F86h)	-	7:6	Reserved.	
	MAIN_YM_ADJ[5:0]	5:0	Main window IBC Y adjust	ment of M.
43h	REG2F87	7:0	Default : 0x20	Access : R/W
(2F87h)	_	7:6	Reserved.	
	MAIN_YY_ADJ[5:0]	5:0	Main window IBC Y adjust	ment of Y.
		7.0	Default : 0x20	Access : R/W
44h	REG2F88	7:0	Delault . UX20	Access : It/ II
44h (2F88h)	REG2F88	7: <b>0</b> 7:6	Reserved.	Access : Ity IV

ACE Regis	ster (Bank = 2F, Sub-Bank	=18)		
Index (Absolute)	Mnemonic	Bit	Description	
45h	REG2F8A	7:0	Default : 0x20	Access : R/W
(2F8Ah)	-	7:6	Reserved.	
	SUB_YR_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of R.
45h	REG2F8B	7:0	Default: 0x20	Access: R/W
(2F8Bh)	-	7:6	Reserved.	
	SUB_YG_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of G.
46h	REG2F8C	7:0	Default : 0x20	Access : R/W
(2F8Ch)	-	7:6	Reserved.	
	SUB_YB_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of B.
46h	REG2F8D	7:0	Default : 0x20	Access : R/W
(2F8Dh)	-	7:6	Reserved.	
	SUB_YC_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of C.
(2F8Eh)	REG2F8EVIStar Conf	2:0	Default : 0x20	Access : R/W
	- for 逐州市區	17:6	Reserved. 左 【日 //\	司
	SUB_YM_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of M.
47h	REG2F8F Nternal Use	2:0	Default : 0x20	Access : R/W
(2F8Fh)	-	7:6	Reserved.	
	SUB_YY_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of Y.
48h	REG2F90	7:0	Default : 0x20	Access : R/W
(2F90h)	-	7:6	Reserved.	
	SUB_YF_ADJ[5:0]	5:0	Sub window IBC Y adjustr	ment of F.
48h	-	7:0	Default : -	Access : -
(2F91h)	-	-	Reserved.	•
50h	-	7:0	Default : -	Access : -
(2FA0h)	-	-	Reserved.	•
50h	REG2FA1	7:0	Default : 0x00	Access : R/W
(2FA1h)	-	7:4	Reserved.	•
	MAIN_WHITE_PEAK_LIMIT_EN	3	Main window white peak I	imit enable.
	-	2:0	Reserved.	
51h ~ 58h	-	7:0	Default : -	Access : -
(2FA2h ~ 2FB0h)	-	-	Reserved.	
58h	REG2FB1	7:0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)	FINEMONIC	Dit	Description	
	-	7:4	Reserved.	
	SUB_WHITE_PEAK_LIMIT_EN	3	Sub window white pea	ık limit enable.
	-	2:0	Reserved.	
59h ~ 5Fh	-	7:0	Default : -	Access : -
(2FB2h ~ 2FBFh)	-	-	Reserved.	
60h	REG2FC0	7:0	Default : 0x00	Access : R/W
(2FC0h)	MAIN_IHC_EN	7	Main window IHC enat	ole.
	SUB_IHC_EN	6	Sub window IHC enabl	le.
	-	5:0	Reserved.	1
60h	-	7:0	Default : -	Access : -
(2FC1h)	-	-	Reserved.	
<b>61</b> h	REG2FC2//star Conf	id zo	Default: 0x00	Access: R/W
(2FC2h)	- MAIN_HUE_USER_R[6:0]	7 6:0	Reserved.  Main window IHC hue	adjustment of R.
61h	REG2FC3nternal Use	7:0	Default : 0x00	Access : R/W
(2FC3h)	-	7	Reserved.	
	MAIN_HUE_USER_G[6:0]	6:0	Main window IHC hue	adjustment of G.
62h	REG2FC4	7:0	Default : 0x00	Access : R/W
(2FC4h)	-	7	Reserved.	
	MAIN_HUE_USER_B[6:0]	6:0	Main window IHC hue	adjustment of B.
62h	REG2FC5	7:0	Default : 0x00	Access : R/W
(2FC5h)	-	7	Reserved.	
	MAIN_HUE_USER_C[6:0]	6:0	Main window IHC hue	adjustment of C.
63h	REG2FC6	7:0	Default : 0x00	Access : R/W
(2FC6h)	-	7	Reserved.	
	MAIN_HUE_USER_M[6:0]	6:0	Main window IHC hue	adjustment of M.
63h	REG2FC7	7:0	Default : 0x00	Access : R/W
(2FC7h)	-	7	Reserved.	
	MAIN_HUE_USER_Y[6:0]	6:0	Main window IHC hue	adjustment of Y.
64h	REG2FC8	7:0	Default : 0x00	Access: R/W
(2FC8h)	_	7	Reserved.	
(== ===,			1100011001	

ACE Regi	ster (Bank = 2F, Sub-Bank =	18)		
Index (Absolute)	Mnemonic	Bit	Description	
65h	REG2FCA	7:0	Default : 0x00	Access : R/W
(2FCAh)	-	7	Reserved.	
	SUB_HUE_USER_R[6:0]	6:0	Sub window IHC hue adj	ustment of R.
65h	REG2FCB	7:0	Default: 0x00	Access : R/W
(2FCBh)	-	7	Reserved.	
	SUB_HUE_USER_G[6:0]	6:0	Sub window IHC hue adju	ustment of G.
66h	REG2FCC	7:0	Default : 0x00	Access : R/W
(2FCCh) _ 7 Reserv		Reserved.		
	SUB_HUE_USER_B[6:0]	6:0	Sub window IHC hue adju	ustment of B.
66h	REG2FCD	7:0	Default : 0x00	Access : R/W
(2FCDh)	-	7	Reserved.	
	SUB_HUE_USER_C[6:0]	6:0	Sub window IHC hue adju	ustment of C.
67h	REG2FCEVISTAR CONTIC	7:0	Default : 0x00	Access : R/W
(2FCEh)	for逐圳市側	<b>长</b> 乙	Reserved. 左	·
9	SUB_HUE_USER_M[6:0]	6:0	Sub window IHC hue adji	ustment of M.
	REG2FCF nternal Use	7:0	Default : 0x00	Access : R/W
(2FCFh)	-	7	Reserved.	
	SUB_HUE_USER_Y[6:0]	6:0	Sub window IHC hue adju	ustment of Y.
68h	REG2FD0	7:0	Default : 0x00	Access : R/W
(2FD0h)	-	7	Reserved.	
	SUB_HUE_USER_F[6:0]	6:0	Sub window IHC hue adju	ustment of F.
6Eh	REG2FDC	7:0	Default : 0x00	Access : R/W
(2FDCh)	-	7:5	Reserved.	
	SUB_R2Y_EN	4	Sub window RGB to YCb0	Cr enable.
	-	3:2	Reserved.	
	R2Y_DITHER_EN	1	RGB to YCbCr dither enal	ole.
	MAIN_R2Y_EN	0	Main window RGB to YCb	Cr enable.
6Eh	-	7:0	Default : -	Access : -
(2FDDh)	-	-	Reserved.	
6Fh	REG2FDE	7:0	Default : 0x00	Access : R/W
(2FDEh)	-	7:6	Reserved.	
	SUB_R2Y_EQ_SEL[1:0]	5:4	Sub window RGB to YCb0	Cr equation selection.
	-	3:2	Reserved.	

ACE Register (Bank = 2F, Sub-Bank =18)					
Index (Absolute)	Mnemonic	Bit	t Description		
	MAIN_R2Y_EQ_SEL[1:0]	1:0	Main window RGB to YCbC	r equation selection.	
70h ~ 74h	-	7:0	Default : -	Access : -	
(2FE0h ~ 2FE9h)	-	-	Reserved.		
74h ~ 74h	-	7:0	Default : -	Access : -	
(2FE8h ~ 2FE9h)	-	-	Reserved.		

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## PEAKING Register (Bank = 2F, Sub-Bank = 19)

PEAKING	Register (Bank = 2F, Sub-l	Bank	=19)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Confi for 深圳市鼎 Internal Use	de 料料 e C	Bank selection for scaler.  00: Register of OSD/Interru 01: Register of IP1 Main W 02: Register of IP2 Main W 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of OP1_TOP 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	indowindow
08h ~ 0Ah (2F10h ~	-	7:0	Default : -	Access : -
2F15h)	-	_	Reserved.	
10h	REG2F20	7:0	Default : 0x00	Access : R/W
(2F20h)	VPS_SRAM_ACT	7	2D peaking line-buffer sran	n active.
	MAIN_Y_LPF_COEF[2:0]	6:4	Main window horizontal Y lo	ow pass filter coefficient.
	SUB_IS_MWE_EN	3	Sub window is MWE.	
	-	2:1	Reserved.	
	MAIN_POST_PEAKING_EN	0	Main window 2D peaking e	nable.
10h	REG2F21	7:0	Default : 0x00	Access : R/W
(2F21h)	-	7:4	Reserved.	
	MAIN_BAND4_PEAKING_EN	3	Main window band4 peakin	g enable.
	MAIN_BAND3_PEAKING_EN	2	Main window band3 peakin	

PEAKING	Register (Bank = 2F, Sub-	Bank	=19)		
Index (Absolute)	Mnemonic	Bit	Description		
	MAIN_BAND2_PEAKING_EN	1	Main window band2 peaking enable.		
	MAIN_BAND1_PEAKING_EN	0	Main window band1 peakin	g enable.	
11h	REG2F22	7:0	Default : 0x00	Access : R/W	
(2F22h)	MAIN_BAND4_COEF_STEP[1:0]	7:6	Main window band4 coeffic	ient step.	
	MAIN_BAND3_COEF_STEP[1:0]	5:4	Main window band3 coeffic	ient step.	
	MAIN_BAND2_COEF_STEP[1:0]	3:2	Main window band2 coeffic	ient step.	
	MAIN_BAND1_COEF_STEP[1:0]	1:0	Main window band1 coeffic	ient step.	
13h	REG2F26	7:0	Default : 0x00	Access : R/W	
(2F26h)	MAIN_CORING_THRD_2[3:0]	7:4	Main window coring thresh	old 2.	
	MAIN_CORING_THRD_1[3:0]	3:0	Main window coring threshold 1.		
13h	REG2F27	7:0	Default : 0x10	Access : R/W	
(2F27h)	- 7:6 Reserved.		Reserved.	<u>.</u> ed.	
	MAIN_OSD_SHARPNESS_CTRL[5:0]	<b>G</b> : <b>0</b>	Main window user sharpnes	ss adjust.	
14h	REG2F28or 泛空十川市県	7.0	Default: 0x00 (日 // \	Access : R/W	
(2F28h)		7	Reserved.	HJ	
	SUB_Y_LPF_COEF[2:0] US	6:4	Sub window horizontal Y Li	PF coefficient.	
	-	3:1	Reserved.		
	SUB_POST_PEAKING_EN	0	Sub window 2D peaking enable.		
14h	REG2F29	7:0	Default : 0x00	Access : R/W	
(2F29h)	-	7:4	Reserved.		
	SUB_BAND4_PEAKING_EN	3	Sub window band4 peaking	g enable.	
	SUB_BAND3_PEAKING_EN	2	Sub window band3 peaking	g enable.	
	SUB_BAND2_PEAKING_EN	1	Sub window band2 peaking	g enable.	
	SUB_BAND1_PEAKING_EN	0	Sub window band1 peaking	g enable.	
15h	REG2F2A	7:0	Default : 0x00	Access : R/W	
(2F2Ah)	SUB_BAND4_COEF_STEP[1:0]	7:6	Sub window band4 coefficient	ent step.	
	SUB_BAND3_COEF_STEP[1:0]	5:4	Sub window band3 coefficion	ent step.	
	SUB_BAND2_COEF_STEP[1:0]	3:2	Sub window band2 coefficion	ent step.	
	SUB_BAND1_COEF_STEP[1:0]	1:0	Sub window band1 coefficion	ent step.	
17h	REG2F2E	7:0	Default : 0x00	Access : R/W	
(2F2Eh)	SUB_CORING_THRD_2[3:0]	7:4	Sub window coring thresho	ld 2.	
	SUB_CORING_THRD_1[3:0]	3:0	Sub window coring thresho	ld 1.	
17h	REG2F2F	7:0	Default : 0x10	Access : R/W	

PEAKING Register (Bank = 2F, Sub-Bank = 19)					
Index (Absolute)	Mnemonic	Bit	Description		
	-	7:6	Reserved.		
	SUB_OSD_SHARPNESS_CTRL[5:0]	5:0	Sub window user sharpnes	s adjust.	
18h	REG2F30	7:0	Default : 0x00	Access : R/W	
(2F30h)	-	7:6	Reserved.		
	MAIN_BAND1_COEF[5:0]	5:0	Main window band1 coeffic	cient.	
18h	REG2F31	7:0	Default : 0x00	Access : R/W	
(2F31h)	-	7:6	Reserved.		
	MAIN_BAND2_COEF[5:0]	5:0	Main window band2 coeffic	cient.	
19h	REG2F32	7:0	Default : 0x00	Access : R/W	
(2F32h)	-	7:6	Reserved.		
	MAIN_BAND3_COEF[5:0]	5:0	Main window band3 coeffic	cient.	
19h	REG2F33	7:0	Default : 0x00	Access : R/W	
(2F33h)	<ul> <li>Mstar Confi</li> </ul>	G:6	Reserved.		
	MAIN_BAND4_COEF[5:0]	5.0	Main window band4 coeffic	ci <mark>ent.</mark>	
1Ch		7:0	Default : -	Access : -	
(2F38h)	<ul> <li>Internal Use</li> </ul>	Q ex	Reserved.		
20h ~ 21h	-	7:0	Default : -	Access : -	
(2F40h ~ 2F43h)	-	-	Reserved.		
24h ~ 25h	-	7:0	Default : -	Access : -	
(2F48h ~ 2F4Bh)	-	-	Reserved.		
28h	REG2F50	7:0	Default : 0x00	Access : R/W	
(2F50h)	-	7:6	Reserved.		
	SUB_BAND1_COEF[5:0]	5:0	Sub window band1 coeffici	ent.	
28h	REG2F51	7:0	Default : 0x00	Access : R/W	
(2F51h)	-	7:6	Reserved.		
	SUB_BAND2_COEF[5:0]	5:0	Sub window band2 coeffici	ent.	
29h	REG2F52	7:0	Default : 0x00	Access : R/W	
(2F52h)	-	7:6	Reserved.		
	SUB_BAND3_COEF[5:0]	5:0	Sub window band3 coeffici	ent.	
29h	REG2F53	7:0	Default : 0x00	Access : R/W	
(2F53h)	-	7:6	Reserved.	•	

PEAKING	Register (Bank = 2F, Sub-	Bank	=19)	
Index (Absolute)	Mnemonic	Bit	Description	
	SUB_BAND4_COEF[5:0]	5:0	Sub window band4 coeffici	ent.
2Ch	-	7:0	Default : -	Access : -
(2F58h)	-	-	Reserved.	
30h	-	7:0	Default : -	Access : -
(2F60h)	-	-	Reserved.	
30h	REG2F61	7:0	Default: 0x33	Access : R/W
(2F61h)	-	7:6	Reserved.	
	MAIN_CORING_THRD_STEP[1:0]	5:4	Main window coring step.	
	-	3:2	Reserved.	
	SUB_CORING_THRD_STEP[1:0]	1:0	Sub window coring step.	
31h ~ 32h	-	7:0	Default : -	Access : -
(2F62h ~ 2F64h)	Mstar Confi	de	Reserved.	
33h	REG2F66	7:0	Default : 0x00	Access : R/W
(2F66h)	MAIN_BAND2_CORING_THRD[3:0]	7.4	Main window band2 coring	threshold.
	MAIN_BAND1_CORING_THRD[3:0]	3:0	Main window band1 coring	threshold.
33h	REG2F67	7:0	Default : 0x00	Access : R/W
(2F67h)	MAIN_BAND4_CORING_THRD[3:0]	7:4	Main window band4 coring	threshold.
	MAIN_BAND3_CORING_THRD[3:0]	3:0	Main window band3 coring	threshold.
35h	REG2F6A	7:0	Default : 0x00	Access : R/W
(2F6Ah)	SUB_BAND2_CORING_THRD[3:0]	7:4	Sub window band2 coring	threshold.
	SUB_BAND1_CORING_THRD[3:0]	3:0	Sub window band1 coring	threshold.
35h	REG2F6B	7:0	Default : 0x00	Access : R/W
(2F6Bh)	SUB_BAND4_CORING_THRD[3:0]	7:4	Sub window band4 coring	threshold.
	SUB_BAND3_CORING_THRD[3:0]	3:0	Sub window band3 coring	threshold.
37h ~ 5Fh	-	7:0	Default : -	Access : -
(2F6Eh ~ 2FBFh)	-	-	Reserved.	
58h ~ 5Fh	-	7:0	Default : -	Access : -
(2FB0h ~ 2FBFh)	-	-	Reserved.	1

# DLC Register (Bank = 2F, Sub-Bank = 1A)

DLC Register (Bank = 2F, Sub-Bank =1A)					
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG2F00	7:0	Default : 0xFF		
00h (2F00h)	SC_RIU_BANK[7:0]  Mstar Conf for 深圳市場 Internal Us	7:0 ide	Bank selection for scaler.  00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of SCMI 18: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of DLC 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XYYCC 26: Reserved	indow indow	
			27: Register of ACE2	1	
01h ~ 01h (2F02h ~ 2F03h)	-	7:0	<b>Default : -</b> Reserved.	Access:-	
03h ~ 08h	-	7:0	Default : -	Access : -	
(2F06h ~ 2F10h)	-	-	Reserved.		
09h ~ 0Ah	-	7:0	Default : -	Access : -	
(2F12h ~ 2F15h)	-	-	Reserved.		
0Bh	REG2F16	7:0	Default : 0x00	Access : RO	
(2F16h)	MAIN_MAX_PIXEL[7:0]	7:0	Main window maximun pixe	el.	
0Bh	REG2F17	7:0	Default : 0x00	Access : RO	
(2F17h)	MAIN_MIN_PIXEL[7:0]	7:0	Main window minimum pixe	el.	
0Ch	REG2F18	7:0	Default : 0x00	Access : RO	

DLC Regi	ster (Bank = 2F, Sub-Bank	x =1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
	SUB_MAX_PIXEL[7:0]	7:0	Sub window maximum pixe	el.
0Ch	REG2F19	7:0	Default : 0x00	Access : RO
(2F19h)	SUB_MIN_PIXEL[7:0]	7:0	Sub window minimum pixe	l.
0Eh	REG2F1C	7:0	Default : 0x00	Access : R/W
(2F1Ch)	-	7:2	Reserved.	
	MAIN_BRI_ADJUST_LSB[1:0]	1:0	Main window Y adjust low I	bit.
0Eh	REG2F1D	7:0	Default : 0x00	Access : R/W
(2F1Dh)	-	7:2	Reserved.	
	SUB_BRI_ADJUST_LSB[1:0]	1:0	Sub window Y adjust low b	it.
0Fh	REG2F1E	7:0	Default : 0x00	Access : R/W
(2F1Eh)	MAIN_BRI_ADJUST[7:0]	7:0	Main window Y adjust.	•
0Fh	REG2F1F	7:0	Default : 0x00	Access : R/W
(2F1Fh)	SUB_BRI_ADJUST[7:6] CON	2.00	Sub window Y adjust.	
(2F20h)	REG2F2Or 之中川市山	7:0	Default: 0x00 (日 //\	Access : R/W
	- 101 // 2/11137	7	Reserved.	H
	MAIN_BLACK_START[6:0]	6:0	Main window black start.	
10h	REG2F21	7:0	Default : 0x80	Access : R/W
(2F21h)	MAIN_BLACK_SLOP[7:0]	7:0	Main window black slope.	
11h	REG2F22	7:0	Default : 0x00	Access : R/W
(2F22h)	-	7	Reserved.	
	MAIN_WHITE_START[6:0]	6:0	Main window white start.	
11h	REG2F23	7:0	Default : 0x80	Access : R/W
(2F23h)	MAIN_WHITE_SLOP[7:0]	7:0	Main window white slope.	
12h	REG2F24	7:0	Default : 0x00	Access : R/W
(2F24h)	-	7	Reserved.	
	SUB_BLACK_START[6:0]	6:0	Sub window black start.	
12h	REG2F25	7:0	Default : 0x80	Access : R/W
(2F25h)	SUB_BLACK_SLOP[7:0]	7:0	Sub window black slope.	
13h	REG2F26	7:0	Default : 0x00	Access : R/W
(2F26h)	-	7	Reserved.	
	SUB_WHITE_START[6:0]	6:0	Sub window white start.	
13h	REG2F27	7:0	Default : 0x80	Access : R/W
(2F27h)	SUB_WHITE_SLOP[7:0]	7:0	Sub window white slope.	

DLC Regis	ster (Bank = 2F, Sub-Bank	k =1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
14h	REG2F28	7:0	Default : 0x40	Access : R/W
(2F28h)	MAIN_Y_GAIN[7:0]	7:0	Main window Y gain.	
14h	REG2F29	7:0	Default : 0x40	Access : R/W
(2F29h)	MAIN_C_GAIN[7:0]	7:0	Main window C gain.	
15h	REG2F2A	7:0	Default : 0x40	Access : R/W
(2F2Ah)	SUB_Y_GAIN[7:0]	7:0	Sub window Y gain.	
15h	REG2F2B	7:0	Default : 0x40	Access : R/W
(2F2Bh)	SUB_C_GAIN[7:0]	7:0	Sub window C gain.	
16h ~ 18h	-	7:0	Default : -	Access : -
(2F2Ch ~ 2F31h)	-	-	Reserved.	
1Ah ~ 1Bh	-	7:0	Default : -	Access : -
(2F34h ~ 2F37h)	Mstar Con	fide	Reserved.	
(25201)	REG2F38Or 深圳市!	<b>17:0</b> 2	Default : 0x20	Access : R/W
	HISTOGRAM_RANGE1[7:0] 7:0 Variable 8 section of histogram range 1.			ram range 1.
1Ch	REG2F39 NTERNAL US	9:0	Default : 0x40	Access : R/W
(2F39h)	HISTOGRAM_RANGE2[7:0]	7:0	Variable 8 section of histog	ram range 2.
1Dh	REG2F3A	7:0	Default : 0x60	Access : R/W
(2F3Ah)	HISTOGRAM_RANGE3[7:0]	7:0	Variable 8 section of histog	ram range 3.
1Dh	REG2F3B	7:0	Default : 0x80	Access : R/W
(2F3Bh)	HISTOGRAM_RANGE4[7:0]	7:0	Variable 8 section of histog	ram range 4.
1Eh	REG2F3C	7:0	Default : 0xA0	Access : R/W
(2F3Ch)	HISTOGRAM_RANGE5[7:0]	7:0	Variable 8 section of histog	ram range 5.
1Eh	REG2F3D	7:0	Default : 0xC0	Access : R/W
(2F3Dh)	HISTOGRAM_RANGE6[7:0]	7:0	Variable 8 section of histog	ram range 6.
1Fh	REG2F3E	7:0	Default : 0xE0	Access : R/W
(2F3Eh)	HISTOGRAM_RANGE7[7:0]	7:0	Variable 8 section of histog	ram range 7.
20h ~ 27h	-	7:0	Default : -	Access : -
(2F40h ~ 2F4Fh)	-	-	Reserved.	
28h	REG2F50	7:0	Default : 0x00	Access : RO
(2F50h)	TOTAL_1F_00[7:0]	7:0	Histogram report section1.	•
28h	REG2F51	7:0	Default : 0x00	Access : RO

DLC Regi	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
	TOTAL_1F_00[15:8]	7:0	See description of '2F50h'.	
29h	REG2F52	7:0	Default : 0x00	Access : RO
(2F52h)	TOTAL_3F_20[7:0]	7:0	Histogram report section2.	
29h	REG2F53	7:0	Default : 0x00	Access : RO
(2F53h)	TOTAL_3F_20[15:8]	7:0	See description of '2F52h'.	
2Ah	REG2F54	7:0	Default : 0x00	Access : RO
(2F54h)	TOTAL_5F_40[7:0]	7:0	Histogram report section3.	
2Ah	REG2F55	7:0	Default : 0x00	Access : RO
(2F55h)	TOTAL_5F_40[15:8]	7:0	See description of '2F54h'.	
2Bh	REG2F56	7:0	Default : 0x00	Access : RO
(2F56h)	TOTAL_7F_60[7:0]	7:0	Histogram report section4.	
2Bh	REG2F57	7:0	Default : 0x00	Access : RO
(2F57h)	TOTAL_7F_60[15:8] r CON1	7:0	See description of '2F56h'.	
2Ch (2F58h)	REG2F580r \$空十川 古山	7:0	Default : 0x00 (☐ //\	Access : RO
	TOTAL_9F_80[7:0]	7:0	Histogram report section5.	· <del>P</del> J
2Ch	REG2F59 nternal Us	<b>7</b> :0	Default : 0x00	Access : RO
(2F59h)	TOTAL_9F_80[15:8]	7:0	See description of '2F58h'.	
2Dh	REG2F5A	7:0	Default : 0x00	Access : RO
(2F5Ah)	TOTAL_BF_A0[7:0]	7:0	Histogram report section6.	
2Dh	REG2F5B	7:0	Default : 0x00	Access : RO
(2F5Bh)	TOTAL_BF_A0[15:8]	7:0	See description of '2F5Ah'.	
2Eh	REG2F5C	7:0	Default : 0x00	Access : RO
(2F5Ch)	TOTAL_DF_C0[7:0]	7:0	Histogram report section7.	
2Eh	REG2F5D	7:0	Default : 0x00	Access : RO
(2F5Dh)	TOTAL_DF_C0[15:8]	7:0	See description of '2F5Ch'.	
2Fh	REG2F5E	7:0	Default : 0x00	Access : RO
(2F5Eh)	TOTAL_FF_E0[7:0]	7:0	Histogram report section8.	•
2Fh	REG2F5F	7:0	Default : 0x00	Access : RO
(2F5Fh)	TOTAL_FF_E0[15:8]	7:0	See description of '2F5Eh'.	•
30h	REG2F60	7:0	Default : 0x08	Access : R/W
(2F60h)	MAIN_CURVE_FIT_TABLE_0[7:0]	7:0	Main window curve table 0.	·
30h	REG2F61	7:0	Default : 0x18	Access : R/W
(2F61h)	MAIN_CURVE_FIT_TABLE_1[7:0]	7:0	Main window curve table 1.	·

<b>DLC Regi</b>	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
31h	REG2F62	7:0	Default : 0x28	Access : R/W
(2F62h)	MAIN_CURVE_FIT_TABLE_2[7:0]	7:0	Main window curve table 2.	
31h	REG2F63	7:0	Default : 0x38	Access : R/W
(2F63h)	MAIN_CURVE_FIT_TABLE_3[7:0]	7:0	Main window curve table 3.	
32h	REG2F64	7:0	Default : 0x48	Access : R/W
(2F64h)	MAIN_CURVE_FIT_TABLE_4[7:0]	7:0	Main window curve table 4.	
32h	REG2F65	7:0	Default : 0x58	Access : R/W
(2F65h)	MAIN_CURVE_FIT_TABLE_5[7:0]	7:0	Main window curve table 5.	
33h	REG2F66	7:0	Default : 0x68	Access : R/W
(2F66h)	MAIN_CURVE_FIT_TABLE_6[7:0]	7:0	Main window curve table 6.	
33h	REG2F67	7:0	Default : 0x78	Access : R/W
(2F67h)	MAIN_CURVE_FIT_TABLE_7[7:0]	7:0	Main window curve table 7.	
34h	REG2F68VISTAR CONT	2.6	Default : 0x88	Access : R/W
(2F68h)	MAIN_CURVE_FIT_TABLE_8[7:0]	7:0	Main window curve table 8.	· = 1
34h	REG2F69	7:0	Default : 0x98	Access : R/W
(2F69h)	MAIN_CURVE_FIT_TABLE_9[7:0]S	<b>7</b> :0	Main window curve table 9.	
35h	REG2F6A	7:0	Default : 0xA8	Access : R/W
(2F6Ah)	MAIN_CURVE_FIT_TABLE_10[7:0]	7:0	Main window curve table 10	).
35h	REG2F6B	7:0	Default : 0x00	Access : R/W
(2F6Bh)	MAIN_CURVE_FIT_TABLE_11[7:0]	7:0	Main window curve table 11	l.
36h	REG2F6C	7:0	Default : 0xC8	Access : R/W
(2F6Ch)	MAIN_CURVE_FIT_TABLE_12[7:0]	7:0	Main window curve table 12	2.
36h	REG2F6D	7:0	Default : 0xD8	Access : R/W
(2F6Dh)	MAIN_CURVE_FIT_TABLE_13[7:0]	7:0	Main window curve table 13	3.
37h	REG2F6E	7:0	Default : 0xE8	Access : R/W
(2F6Eh)	MAIN_CURVE_FIT_TABLE_14[7:0]	7:0	Main window curve table 14	1.
37h	REG2F6F	7:0	Default : 0xF8	Access : R/W
(2F6Fh)	MAIN_CURVE_FIT_TABLE_15[7:0]	7:0	Main window curve table 15	5.
38h	REG2F70	7:0	Default : 0x08	Access : R/W
(2F70h)	SUB_CURVE_FIT_TABLE_0[7:0]	7:0	Sub window curve table 0.	
38h	REG2F71	7:0	Default : 0x18	Access : R/W
(2F71h)	SUB_CURVE_FIT_TABLE_1[7:0]	7:0	Sub window curve table 1.	
39h	REG2F72	7:0	Default : 0x28	Access : R/W

	I	1	T	
Index (Absolute)	Mnemonic	Bit	Description	
	SUB_CURVE_FIT_TABLE_2[7:0]	7:0	Sub window curve table 2.	·
39h	REG2F73	7:0	Default : 0x38	Access : R/W
(2F73h)	SUB_CURVE_FIT_TABLE_3[7:0]	7:0	Sub window curve table 3.	
3Ah	REG2F74	7:0	Default : 0x48	Access : R/W
(2F74h)	SUB_CURVE_FIT_TABLE_4[7:0]	7:0	Sub window curve table 4.	
3Ah	REG2F75	7:0	Default : 0x58	Access : R/W
(2F75h)	SUB_CURVE_FIT_TABLE_5[7:0]	7:0	Sub window curve table 5.	
3Bh	REG2F76	7:0	Default : 0x68	Access : R/W
(2F76h)	SUB_CURVE_FIT_TABLE_6[7:0]	7:0	Sub window curve table 6.	
3Bh	REG2F77	7:0	Default : 0x78	Access : R/W
(2F77h)	SUB_CURVE_FIT_TABLE_7[7:0]	7:0	Sub window curve table 7.	
3Ch	REG2F78	7:0	Default : 0x88	Access : R/W
(2F78h)	SUB_CURVE_FIT_TABLE_8[7:0]	12:00	Sub window curve table 8.	
3Ch	REG2F79 Cr 、公十川 古 世	7:0	Default : 0x98 (☐ //\	Access : R/W
(2F79h)	SUB_CURVE_FIT_TABLE_9[7:0]	7:0	Sub window curve table 9.	
3Dh	REG2F7Anternal Us	<b>7:0</b>	Default : 0xA8	Access : R/W
(2F7Ah)	SUB_CURVE_FIT_TABLE_10[7:0]	7:0	Sub window curve table 10.	
3Dh	REG2F7B	7:0	Default : 0x00	Access : R/W
(2F7Bh)	SUB_CURVE_FIT_TABLE_11[7:0]	7:0	Sub window curve table 11.	1
3Eh	REG2F7C	7:0	Default : 0xC8	Access : R/W
(2F7Ch)	SUB_CURVE_FIT_TABLE_12[7:0]	7:0	Sub window curve table 12.	
3Eh	REG2F7D	7:0	Default : 0xD8	Access : R/W
(2F7Dh)	SUB_CURVE_FIT_TABLE_13[7:0]	7:0	Sub window curve table 13.	
3Fh	REG2F7E	7:0	Default : 0xE8	Access : R/W
(2F7Eh)	SUB_CURVE_FIT_TABLE_14[7:0]	7:0	Sub window curve table 14.	
3Fh	REG2F7F	7:0	Default : 0xF8	Access : R/W
(2F7Fh)	SUB_CURVE_FIT_TABLE_15[7:0]	7:0	Sub window curve table 15.	
40h	REG2F80	7:0	Default : 0x00	Access : RO
(2F80h)	TOTAL_32_0[7:0]	7:0	Histogram report section 32	2_0.
40h	REG2F81	7:0	Default : 0x00	Access : RO
(2F81h)	TOTAL_32_0[15:8]	7:0	See description of '2F80h'.	
41h	REG2F82	7:0	Default : 0x00	Access : RO
(2F82h)	TOTAL_32_1[7:0]	7:0	Histogram report section 32	2 1.

DLC Regi	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
41h	REG2F83	7:0	Default : 0x00	Access : RO
(2F83h)	TOTAL_32_1[15:8]	7:0	See description of '2F82h'.	
42h	REG2F84	7:0	Default : 0x00	Access : RO
(2F84h)	TOTAL_32_2[7:0]	7:0	Histogram report section 32	2_2.
42h	REG2F85	7:0	Default : 0x00	Access : RO
(2F85h)	TOTAL_32_2[15:8]	7:0	See description of '2F84h'.	
43h	REG2F86	7:0	Default : 0x00	Access : RO
(2F86h)	TOTAL_32_3[7:0]	7:0	Histogram report section 32	2_3.
43h	REG2F87	7:0	Default : 0x00	Access : RO
(2F87h)	TOTAL_32_3[15:8]	7:0	See description of '2F86h'.	
44h	REG2F88	7:0	Default : 0x00	Access : RO
(2F88h)	TOTAL_32_4[7:0]	7:0	Histogram report section 32	2_4.
44h	REG2F89VIStar Cont	7:0	Default: 0x00	Access : RO
(2F89h)	TOTAL_32_4[15:8] +     +	7:0	See description of '2F88h'.	司
45h	REG2F8A	7:0	Default : 0x00	Access : RO
(2F8Ah)	TOTAL_32_15[7:0] TOTAL_	<b>:</b> 0	Histogram report section 32	2_5.
45h	REG2F8B	7:0	Default : 0x00	Access : RO
(2F8Bh)	TOTAL_32_5[15:8]	7:0	See description of '2F8Ah'.	T
46h	REG2F8C	7:0	Default : 0x00	Access : RO
(2F8Ch)	TOTAL_32_6[7:0]	7:0	Histogram report section 32	2_6.
46h	REG2F8D	7:0	Default : 0x00	Access : RO
(2F8Dh)	TOTAL_32_6[15:8]	7:0	See description of '2F8Ch'.	T
47h	REG2F8E	7:0	Default : 0x00	Access : RO
(2F8Eh)	TOTAL_32_7[7:0]	7:0	Histogram report section 32	2_7.
47h	REG2F8F	7:0	Default : 0x00	Access : RO
(2F8Fh)	TOTAL_32_7[15:8]	7:0	See description of '2F8Eh'.	
48h	REG2F90	7:0	Default : 0x00	Access : RO
(2F90h)	TOTAL_32_8[7:0]	7:0	Histogram report section 32	2_8.
48h	REG2F91	7:0	Default : 0x00	Access : RO
(2F91h)	TOTAL_32_8[15:8]	7:0	See description of '2F90h'.	
49h	REG2F92	7:0	Default : 0x00	Access : RO
(2F92h)	TOTAL_32_9[7:0]	7:0	Histogram report section 32	2_9.
49h	REG2F93	7:0	Default : 0x00	Access : RO

DLC Regi	ster (Bank = 2F, Sub-Ban	k =1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
	TOTAL_32_9[15:8]	7:0	See description of '2F92h'.	
4Ah	REG2F94	7:0	Default: 0x00	Access : RO
(2F94h)	TOTAL_32_10[7:0]	7:0	Histogram report section 3	2_10.
4Ah	REG2F95	7:0	Default: 0x00	Access : RO
(2F95h)	TOTAL_32_10[15:8]	7:0	See description of '2F94h'.	
4Bh	REG2F96	7:0	Default: 0x00	Access : RO
(2F96h)	TOTAL_32_11[7:0]	7:0	Histogram report section 3	2_11.
4Bh	REG2F97	7:0	Default: 0x00	Access : RO
(2F97h)	TOTAL_32_11[15:8]	7:0	See description of '2F96h'.	
4Ch	REG2F98	7:0	Default : 0x00	Access : RO
(2F98h)	TOTAL_32_12[7:0]	7:0	Histogram report section 3	2_12.
4Ch	REG2F99	7:0	Default : 0x00	Access : RO
(2F99h)	TOTAL_32_12[15:8] CON	10.00	See description of '2F98h'.	
4Dh	REG2F9和Or 经制计	<b>□</b> 7:0:	Default: 0x00 (日 //)	Access : RO
(2F9Ah)	TOTAL_32_13[7:0]	7:0	Histogram report section 3	2_13.
4Dh	REG2F9BNternal US	S <b>(7</b> :0)	Default : 0x00	Access : RO
(2F9Bh)	TOTAL_32_13[15:8]	7:0	See description of '2F9Ah'.	
4Eh	REG2F9C	7:0	Default : 0x00	Access : RO
(2F9Ch)	TOTAL_32_14[7:0]	7:0	Histogram report section 3	2_14.
4Eh	REG2F9D	7:0	Default : 0x00	Access : RO
(2F9Dh)	TOTAL_32_14[15:8]	7:0	See description of '2F9Ch'.	
4Fh	REG2F9E	7:0	Default : 0x00	Access : RO
(2F9Eh)	TOTAL_32_15[7:0]	7:0	Histogram report section 3	2_15.
4Fh	REG2F9F	7:0	Default : 0x00	Access : RO
(2F9Fh)	TOTAL_32_15[15:8]	7:0	See description of '2F9Eh'.	
50h	REG2FA0	7:0	Default : 0x00	Access : RO
(2FA0h)	TOTAL_32_16[7:0]	7:0	Histogram report section 3	2_16.
50h	REG2FA1	7:0	Default : 0x00	Access : RO
(2FA1h)	TOTAL_32_16[15:8]	7:0	See description of '2FA0h'.	
51h	REG2FA2	7:0	Default : 0x00	Access : RO
(2FA2h)	TOTAL_32_17[7:0]	7:0	Histogram report section 3	2_17.
51h	REG2FA3	7:0	Default : 0x00	Access : RO
(2FA3h)	TOTAL_32_17[15:8]	7:0	See description of '2FA2h'.	•

DLC Regi	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
52h	REG2FA4	7:0	Default : 0x00	Access : RO
(2FA4h)	TOTAL_32_18[7:0]	7:0	Histogram report section 32	2_18.
52h	REG2FA5	7:0	Default : 0x00	Access : RO
(2FA5h)	TOTAL_32_18[15:8]	7:0	See description of '2FA4h'.	
53h	REG2FA6	7:0	Default : 0x00	Access : RO
(2FA6h)	TOTAL_32_19[7:0]	7:0	Histogram report section 32	2_19.
53h	REG2FA7	7:0	Default : 0x00	Access : RO
(2FA7h)	TOTAL_32_19[15:8]	7:0	See description of '2FA6h'.	
54h	REG2FA8	7:0	Default : 0x00	Access : RO
(2FA8h)	TOTAL_32_20[7:0]	7:0	Histogram report section 32	2_20.
54h	REG2FA9	7:0	Default : 0x00	Access : RO
(2FA9h)	TOTAL_32_20[15:8]	7:0	See description of '2FA8h'.	
55h	REG2FAAVISTAT CON1	7:0	Default: 0x00	Access : RO
(2FAAh)	TOTAL_32_21[7:0] +     +	7:0	Histogram report section 32	2 <u>21</u> .
55h	REG2FAB	7:0	Default : 0x00	Access : RO
(2FABh)	TOTAL_32_21[15:8] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<b>:</b> 0	See description of '2FAAh'.	
56h	REG2FAC	7:0	Default : 0x00	Access : RO
(2FACh)	TOTAL_32_22[7:0]	7:0	Histogram report section 32	2_22.
56h	REG2FAD	7:0	Default : 0x00	Access : RO
(2FADh)	TOTAL_32_22[15:8]	7:0	See description of '2FACh'.	<u>,                                      </u>
57h	REG2FAE	7:0	Default : 0x00	Access : RO
(2FAEh)	TOTAL_32_23[7:0]	7:0	Histogram report section 32	2_23.
57h	REG2FAF	7:0	Default : 0x00	Access : RO
(2FAFh)	TOTAL_32_23[15:8]	7:0	See description of '2FAEh'.	T
58h	REG2FB0	7:0	Default : 0x00	Access : RO
(2FB0h)	TOTAL_32_24[7:0]	7:0	Histogram report section 32	2_24.
58h	REG2FB1	7:0	Default : 0x00	Access : RO
(2FB1h)	TOTAL_32_24[15:8]	7:0	See description of '2FB0h'.	T
59h	REG2FB2	7:0	Default : 0x00	Access : RO
(2FB2h)	TOTAL_32_25[7:0]	7:0	Histogram report section 32	2_25.
59h	REG2FB3	7:0	Default : 0x00	Access : RO
(2FB3h)	TOTAL_32_25[15:8]	7:0	See description of '2FB2h'.	
5Ah	REG2FB4	7:0	Default : 0x00	Access : RO

DLC Regis	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
	TOTAL_32_26[7:0]	7:0	Histogram report section 32	2_26.
5Ah	REG2FB5	7:0	Default : 0x00	Access : RO
(2FB5h)	TOTAL_32_26[15:8]	7:0	See description of '2FB4h'.	
5Bh	REG2FB6	7:0	Default : 0x00	Access : RO
(2FB6h)	TOTAL_32_27[7:0]	7:0	Histogram report section 32	2_27.
5Bh	REG2FB7	7:0	Default : 0x00	Access : RO
(2FB7h)	TOTAL_32_27[15:8]	7:0	See description of '2FB6h'.	
5Ch	REG2FB8	7:0	Default : 0x00	Access : RO
(2FB8h)	TOTAL_32_28[7:0]	7:0	Histogram report section 32	2_28.
5Ch	REG2FB9	7:0	Default : 0x00	Access : RO
(2FB9h)	TOTAL_32_28[15:8]	7:0	See description of '2FB8h'.	
5Dh	REG2FBA	7:0	Default : 0x00	Access : RO
(2FBAh)	TOTAL_32\29\f7:07r Cont	12:00	Histogram report section 32	2_29.
5Dh	REG2FBBOr 经出市值	7:0	Default : 0x00 ⟨☐ //\	Access : RO
(2FBBh)	TOTAL_32_29[15:8]	7:0	See description of '2FBAh'.	<b>–</b> J
5Eh	REG2FBCNternal Us	<b>7:0</b>	Default : 0x00	Access : RO
(2FBCh)	TOTAL_32_30[7:0]	7:0	Histogram report section 32	2_30.
5Eh	REG2FBD	7:0	Default : 0x00	Access : RO
(2FBDh)	TOTAL_32_30[15:8]	7:0	See description of '2FBCh'.	<del>-</del>
5Fh	REG2FBE	7:0	Default : 0x00	Access : RO
(2FBEh)	TOTAL_32_31[7:0]	7:0	Histogram report section 32	2_31.
5Fh	REG2FBF	7:0	Default : 0x00	Access : RO
(2FBFh)	TOTAL_32_31[15:8]	7:0	See description of '2FBEh'.	
60h ~ 60h	-	7:0	Default : -	Access : -
(2FC0h ~ 2FC1h)	-	-	Reserved.	
61h	REG2FC2	7:0	Default : 0x00	Access : RO
(2FC2h)	MAIN_MAX_PIXEL_SAT[7:0]	7:0	Main window minimum pixe	el saturation.
61h	REG2FC3	7:0	Default : 0x00	Access : RO
(2FC3h)	MAIN_MIN_PIXEL_SAT[7:0]	7:0	Main window maximum pix	el saturation.
62h	REG2FC4	7:0	Default : 0x00	Access : RO
(2FC4h)	SUB_MAX_PIXEL_SAT[7:0]	7:0	Sub window minimum pixel	saturation.
62h	REG2FC5	7:0	Default : 0x00	Access : RO

DLC Regi	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
	SUB_MIN_PIXEL_SAT[7:0]	7:0	Sub window maximum pixe	l saturation.
63h ~ 63h	-	7:0	Default : -	Access : -
(2FC6h ~ 2FC7h)	-	-	Reserved.	
68h	-	7:0	Default : -	Access : -
(2FD0h)	-	-	Reserved.	
69h ~ 6Dh	-	7:0	Default : -	Access : -
(2FD2h ~ 2FDBh)	-	-	Reserved.	,
6Fh	-	7:0	Default : -	Access : -
(2FDEh)	-	-	Reserved.	·
70h ~ 75h	-	7:0	Default : -	Access : -
(2FE0h ~ 2FEBh)	Mstar Conf	ide	Reserved.	
76h	REG2FEÇ 次十川士庫	<b>⊒7:0</b> ∶	Default: 0x08 7 7	Access : R/W
(2FECh)	MAIN_CURVE_FIT_TABLE_N0[7:0]	7:0	Main window curve table le	ft point.
76h	REG2FED nternal Us	<b>7</b> :0	Default : 0x01	Access : R/W
(2FEDh)	-	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_N0[8]	0	See description of '2FECh'.	
77h	REG2FEE	7:0	Default : 0x08	Access : R/W
(2FEEh)	MAIN_CURVE_FIT_TABLE_16[7:0]	7:0	Main window curve table 16	5.
77h	REG2FEF	7:0	Default : 0x01	Access : R/W
(2FEFh)	-	7:1	Reserved.	
	MAIN_CURVE_FIT_TABLE_16[8]	0	See description of '2FEEh'.	
78h ~ 7Dh	-	7:0	Default : -	Access : -
(2FF0h ~ 2FFBh)	-	-	Reserved.	,
7Eh	REG2FFC	7:0	Default : 0x08	Access : R/W
(2FFCh)	SUB_CURVE_FIT_TABLE_N0[7:0]	7:0	Sub window curve table left	point.
7Eh	REG2FFD	7:0	Default : 0x01	Access : R/W
(2FFDh)	-	7:1	Reserved.	
	SUB_CURVE_FIT_TABLE_N0[8]	0	See description of '2FFCh'.	
7Fh	REG2FFE	7:0	Default : 0x08	Access : R/W
(2FFEh)	SUB_CURVE_FIT_TABLE_16[7:0]	7:0	Sub window curve table 16.	

<b>DLC Regi</b>	ster (Bank = 2F, Sub-Bank	=1A	)	
Index (Absolute)	Mnemonic	Bit	Description	
7Fh	REG2FFF	7:0	Default : 0x01	Access : R/W
(2FFFh)	-	7:1	Reserved.	
	SUB_CURVE_FIT_TABLE_16[8]	0	See description of '2FFEh'.	

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

# OP1\_TOP Register (Bank = 2F, Sub-Bank = 20)

OP1_TO	P Register (Bank = 2F, S	Sub-Ba	ank =20)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	SC_RIU_BANK[7:0]  Mstar Co	nfic F鼎	Bank selection for scaler.  00: Register of OSD/Interrup 01: Register of IP1 Main Win 02: Register of IP2 Main Win 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of ACE 19: Register of DLC 20: Register of OP1_TOP 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	dow
10h	REG2F20	7:0	Default : 0x01	Access : R/W
(2F20h)	PIP_DISABLE	7	Disable PIP Function.	
	-	6:3	Reserved.	
	MWE_EN	2	Enable MWE function.	
	SW_SUB_EN	1	Enable sub window shown or	the scree.
	MAIN_EN	0	Enable main window shown of	on the scree.
10h	REG2F21	7:0	Default : 0x20	Access : R/W
(2F21h)	-	7	Reserved.	
	FBL_HANDSHAKE_EN	6	Enable the handshake with D	NR in FBL mode.
	FBL_MASK_OVERLAP	5	Do not write overlapped port buffer.	
	FBL_SEL	4	Select FBL source. b0: Source F2 is FBL.	

OP1_TOF	Register (Bank = 2F,	Sub-Ba	ank =20)	
Index (Absolute)	Mnemonic	Bit	Description	
			b1: Source F1 is FBL.	
	VBLANK_SUB	3	Fill the sub windows line buf	fer in vertical blanking.
	VBLANK_MAIN	2	Fill the main window's line b	uffer in vertical blanking.
	F2_IS_SUB	1	Set main window display on	the foreground.
	MAIN_IS_TOP	0	Set second channel display i	n sub-window.
11h	REG2F22	7:0	Default : 0x70	Access : R/W
(2F22h)	-	7	Reserved.	
	EXTRA_POS[2:0]	6:4	Enable extra request at specific [0] Enable at bottom B session [1] Enable at bottom A session.	on.
	EXTRA_TH_LN[3:0]	3:0	Enable extra request for ove less than this threshold.	rlapping when the jumping line
11h	REG2F23	7:0	Défault : 0x07	Access : R/W
(2F23h)	EXTRA_ENOT 深圳了	1 鼎	Enable extra request engine	() 司
	VBLANK_OVL	6	Doing the extra request in v	ertical blanking.
	EXTRA_Y HALFEMAI	uşe	Reduce the extra_y to half.	
	-	4:3	Reserved.	
	BO_LENGTH[2:0]	2:0	Select the length of extra rech0: 16 pixel. h1: 32 pixel. h2: 64 pixel. h3: 128 pixel. h4: (overlap length) / 8. h5: (overlap length) / 4. h6: (overlap length) / 2. h7: (overlap length).	quest.
12h	REG2F24	7:0	Default : 0x00	Access : R/W
(2F24h)	SCLB_BASE_F2[7:0]	7:0	The starting address of f2 st	ored at line buffer.
12h	REG2F25	7:0	Default : 0x00	Access : R/W
(2F25h)	-	7:4	Reserved.	
	SCLB_BASE_F2[11:8]	3:0	See description of '2F24h'.	_
13h	REG2F26	7:0	Default : 0x00	Access : R/W
(2F26h)	SCLB_BASE_F1[7:0]	7:0	The starting address of f1 st	ored at line buffer.
13h	REG2F27	7:0	Default : 0x04	Access : R/W

Index	Mnemonic	Bit	Description		
(Absolute)					
	-	7:4	Reserved.		
	SCLB_BASE_F1[11:8]	3:0	See description of '2F26h'.	T	
14h	REG2F28	7:0	Default : 0x08	Access : R/W	
(2F28h)	HEXT_BA_RIGHT[7:0]	7:0	Extend the pixel of bottom A	session at the right side.	
14h	REG2F29	7:0	Default : 0x08	Access: R/W	
(2F29h)	HEXT_BB_LEFT[7:0]	7:0	Extend the pixel of bottom B	session at the left side.	
15h	REG2F2A	7:0	Default : 0xFF	Access : R/W	
(2F2Ah)	VLEN_F2[7:0]	7:0	Set the maximum request lin	es for second channel.	
15h	REG2F2B	7:0	Default : 0x0F	Access : R/W	
(2F2Bh)	-	7:4	Reserved.		
	VLEN_F2[11:8]	3:0	See description of '2F2Ah'.		
16h	REG2F2C	7:0	Default : 0xFF	Access : R/W	
(2F2Ch)	VLEN_F1[7:0]Star CC	PidC	Set the maximum request lin	es for first channel.	
16h	REG2F2DOr ②四十川市	7:0	Default: 0x0F左 7日 //	⟨∃ /, Access : R/W	
(2F2Dh)	- 101 // 2/11	7:4	Reserved.	7 1-1	
	VLEN_F1[1]:8]erna	30	See description of '2F2Ch'.		
17h	REG2F2E	7:0	Default : 0x00	Access : R/W	
(2F2Eh)	EXT_SUB_BORDER[3:0]	7:4	Extend the specified line in suborder.	ub window to insert additional	
	EXT_MAIN_BORDER[3:0]	3:0	Extend the specified line in m border.	ain window to insert additiona	
17h	REG2F2F	7:0	Default : 0x02	Access : R/W	
(2F2Fh)	EXTRA_ADV_LINE[3:0]	7:4	Advance the specified lines o complement).	f extra end line (2's	
	EXTRA_FETCH_LINE[3:0]	3:0	How many line will be fetche Minimum is 1.	d by extra request.	
18h	REG2F30	7:0	Default : 0x00	Access : R/W	
(2F30h)	-	7:1	Reserved.		
	ATP_EN	0	Manual tune parameter.		
19h	REG2F32	7:0	Default : 0x38	Access : R/W	
(2F32h)	-	7	Reserved.	-	
	SEL_DLY_INIT	6	Select init reference signal to 0: Vsync of SC_TOP.	clear delayed line counter.	

OP1_TOP	Register (Bank = 2F, S	Sub-Ba	nk =20)	
Index (Absolute)	Mnemonic	Bit	Description	
	SEL_DISP[1:0]	5:4	Select the trig point to start of h0: Down_eq7. h1: Down_eq8. h2: Down_eq9. h3: Delay lines set by reg_dis	
	SEL_ATP[1:0]	3:2	Select the source to trigger a h0: Falling edge of vsync. h1: Nearly raising edge of vsy h2: Delay line set by reg_atp_h3: Manual trig by set reg_at	/nc. _trig_dly.
	SEL_SYNC[1:0]  Metar Co	1:0	Select the trig point for synch ho: Falling edge of vfde. h1: Raising edge of vsync. h2: Reserved.	to initial engine.
19h (2F33h)	for 深圳T	_7: <b>0</b>	Default: 一有限之	Access : -
1Ah	REG2F34nternal	Z:0_	Default : 0x03	Access : R/W
(2F34h)	ATP_TRIG_DLY[7:0]	7:0	Generate train_trig_p from de	elayed line of vsync.
1Ah	REG2F35	7:0	Default : 0x00	Access : R/W
(2F35h)	-	7:4	Reserved.	
	ATP_TRIG_DLY[11:8]	3:0	See description of '2F34h'.	
1Bh	REG2F36	7:0	Default : 0x05	Access : R/W
(2F36h)	DISP_TRIG_DLY[7:0]	7:0	Generate disp_trig_p from de	elayed line of vsync.
1Bh	REG2F37	7:0	Default : 0x00	Access : R/W
(2F37h)	-	7:4	Reserved.	
	DISP_TRIG_DLY[11:8]	3:0	See description of '2F36h'.	
1Ch	REG2F38	7:0	Default : 0x00	Access : R/W
(2F38h)	HOFFSET_MAIN[7:0]	7:0	Offset main display window in	n right direction.
1Ch	REG2F39	7:0	Default : 0x00	Access : R/W
_	· ·	l	Offset sub display window in	right direction
(2F39h)	HOFFSET_SUB[7:0]	7:0	Offset sub display Willdow III	right direction.
	HOFFSET_SUB[7:0] REG2F3A	7:0 <b>7:0</b>	Default : 0x00	Access : R/W
(2F39h)				Access : R/W
(2F39h) 1Dh	REG2F3A	7:0	Default : 0x00	Access : R/W

OP1_TOP	Register (Bank = 2F, 5	Sub-Ba	ank =20)	
Index (Absolute)	Mnemonic	Bit	Description	
1Eh	REG2F3C	7:0	Default : 0x10	Access : R/W
(2F3Ch)	MIN_OVERLAP_TH[7:0]	7:0	Threshold of overlapped leng Extra_eq will be disabled who this threshold.	oth. en overlapped length less then
1Eh	REG2F3D	7:0	Default : 0x00	Access : R/W
(2F3Dh)	MIN_OVERLAP_CNT[7:0]	7:0	Stop count between two extr	a request.
1Fh	REG2F3E	7:0	Default : 0xC2	Access : R/W
(2F3Eh)	SCLB_HALIGN[1:0]	7:6	Align the train result to speci h0: 2 pixel. h1: 4 pixel. h2: 8 pixel. h3: 16 pixel.	fied pixel.
	DISP_START_MODE  Mstar Co	onfic	Select the display line buffer  O: Start at advance 1 display  1: Start at faling edge of vsyl	line.
	DISP_LB_MODE 深圳で Internal し	万鼎 Jse	Select the trig mode. 2	[2]
	DISP_WSTOP_MODE[1:0]	3:2	Stop the write of display before 8 pixel. h1: Before 16 pixel. h2: Before 32 pixel. h3: Before 64 pixel.	ore full to avoid overflow.
	DISP_RLN_MODE[1:0]	1:0	Select the under_run value on h0: Update by hsync (not opth1: Update when session don h2: Update when line done(ruh3: Reserved.	timum performance). ne(may error).
1Fh	REG2F3F	7:0	Default : 0x00	Access : R/W
(2F3Fh)	-	7:4	Reserved.	
	DISP_UNDER_MODE	3	Select the under_run value o 0: 16'h0000. 1: 16'hffff.	f display level.
	DISP_PAT_EN	2	Enable internal pattern of op	1_disp.
	DISP_LB_WEZ	1	Disable wen of display line bu	uffer.
	DISP_TRIG_MODE	0	Select the trig mode.  0: Trigged by self_counter.	

OP1_TOP	Register (Bank = 2F, S	Sub-Ba	ink =20)	
Index (Absolute)	Mnemonic	Bit	Description	
			1: Trigged by op2.	
20h	REG2F40	7:0	Default : 0xFF	Access : R/W
(2F40h)	DISP_LB_FULL_LVL[7:0]	7:0	Set the maximum depth of d	isplay line buffer.
20h	REG2F41	7:0	Default : 0x07	Access : R/W
(2F41h)	DISP_LB_FULL_LVL[15:8]	7:0	See description of '2F40h'.	
30h	REG2F60	7:0	Default : 0x00	Access : R/W
(2F60h)	-	7:3	Reserved.	
	FLAG_BB_ADR_INI	2	Status of cnt_bb_adr_ini, wri hardware. h0: Calculated by hardware. h1: Written by software.	te 1 to switch back to
	FLAG_BO_END_LN  Mstar Co	1 nfic	Status of line_base_bot, write h0: Calculated by hardware. h1: Written by software.	e 1 to switch back to hardware.
31h	for 深圳市 REG2F62	7:0	Reserved. 1 有限 / Default: 0x00	Access : R/W
(2F62h)	SW_BO_END_LN[7:0] all	<b>J 5 C</b>		e_base_bot for extra request.
31h	REG2F63	7:0	Default : 0x00	Access : R/W
(2F63h)	-	7:4	Reserved.	
	SW_BO_END_LN[11:8]	3:0	See description of '2F62h'.	1
32h	REG2F64	7:0	Default : 0x00	Access : R/W
(2F64h)	SW_BB_ADR_INI[7:0]	7:0	Software mode to set the cnt	t_bb_adr_ini.
32h	REG2F65	7:0	Default : 0x00	Access : R/W
(2F65h)	-	7:4	Reserved.	
	SW_BB_ADR_INI[11:8]	3:0	See description of '2F64h'.	
40h	REG2F80	7:0	Default : 0x00	Access : RO
(2F80h)	-	7:1	Reserved.	
	DISPLAY_UNDERRUN	0	Indicate that the display line frame.	buffer is underrun in previous
41h	REG2F82	7:0	Default : 0x00	Access : RO
(2F82h)	DISPLAY_FIRST_LN[7:0]	7:0	Indicate the display line cnt of	of first display position.
41h	REG2F83	7:0	Default : 0x00	Access : RO
(2F83h)	-	7:4	Reserved.	
	DISPLAY_FIRST_LN[11:8]	3:0	See description of '2F82h'.	

<u> </u>	Register (Bank = 2F, S	Jub-De	ink –20)	
Index (Absolute)	Mnemonic	Bit	Description	
42h	REG2F84	7:0	Default : 0x00	Access : RO
(2F84h)	MIN_DISP_LINE[7:0]	7:0	Indicate the display line cnt occure.	of minimum display level
42h	REG2F85	7:0	Default : 0x00	Access : RO
(2F85h)	-	7:4	Reserved.	
	MIN_DISP_LINE[11:8]	3:0	See description of '2F84h'.	
43h	REG2F86	7:0	Default : 0x00	Access : RO
(2F86h)	MIN_DISP_CNT[7:0]	7:0	Indicate the minimum displa	ay level.
43h	REG2F87	7:0	Default : 0x00	Access : RO
(2F87h)	MIN_DISP_CNT[15:8]	7:0	See description of '2F86h'.	
44h	REG2F88	7:0	Default : 0x00	Access : RO
(2F88h)	MAX_DISP_CNT[7:0]	7:0	Indicate the maximum displ	ay level.
44h	REG2F89/Istar Co	7790	Default :0x00	Access : RO
(2F89h)	MAX_DISP_CNT[15:8] _	<b>-7:0</b>	See description of '2F88h'.	
50h	REG2FA0	7:0	Default: 0x00	Access : RO
(2FA0h)	SCLB_TF_ADR_INI[7:0]	30	Read SCLB_TF_ADR_INI.	
50h	REG2FA1	7:0	Default: 0x00	Access : RO
(2FA1h)	-	7:4	Reserved.	
	SCLB_TF_ADR_INI[11:8]	3:0	See description of '2FA0h'.	
51h	REG2FA2	7:0	Default : 0x00	Access : RO
(2FA2h)	SCLB_BA_ADR_INI[7:0]	7:0	Read SCLB_BA_ADR_INI.	
51h	REG2FA3	7:0	Default : 0x00	Access : RO
(2FA3h)	-	7:4	Reserved.	
	SCLB_BA_ADR_INI[11:8]	3:0	See description of '2FA2h'.	
52h	REG2FA4	7:0	Default : 0x00	Access : RO
(2FA4h)	SCLB_BB_ADR_INI[7:0]	7:0	Read SCLB_BB_ADR_INI.	
52h	REG2FA5	7:0	Default : 0x00	Access : RO
(2FA5h)	-	7:4	Reserved.	
	SCLB_BB_ADR_INI[11:8]	3:0	See description of '2FA4h'.	
53h	REG2FA6	7:0	Default : 0x00	Access : RO
(2FA6h)	SCLB_BO_ADR_INI[7:0]	7:0	Read SCLB_BO_ADR_INI.	
53h	REG2FA7	7:0	Default : 0x00	Access : RO
(2FA7h)	-	7:4	Reserved.	

OP1_TOP	Register (Bank = 2F,	Sub-Ba	ank =20)	
Index (Absolute)	Mnemonic	Bit	Description	
	SCLB_BO_ADR_INI[11:8]	3:0	See description of '2FA6h'.	
54h	REG2FA8	7:0	Default : 0x00	Access : RO
(2FA8h)	SCLB_TF_LEN[7:0]	7:0	Read SCLB_TF_LEN.	
54h	REG2FA9	7:0	Default : 0x00	Access : RO
(2FA9h)	-	7:4	Reserved.	
	SCLB_TF_LEN[11:8]	3:0	See description of '2FA8h'.	
55h	REG2FAA	7:0	Default : 0x00	Access : RO
(2FAAh)	SCLB_BF_LEN[7:0]	7:0	Read SCLB_BF_LEN.	
55h	REG2FAB	7:0	Default : 0x00	Access : RO
(2FABh)	-	7:4	Reserved.	
	SCLB_BF_LEN[11:8]	3:0	See description of '2FAAh'.	
56h	REG2FAC	7:0	Default : 0x00	Access : RO
(2FACh)	SCLB_BALENT:07 CC	PidC	Read SCLB_BA_LEN.	
56h	REG2FADor 字子川子	7:0	Default: 0x00台 7日 /	Access : RO
(2FADh)		7:4	Reserved.	
	SCLB_BA_LEN[11:8]	<b>3</b> e	See description of '2FACh'.	
57h	REG2FAE	7:0	Default : 0x00	Access : RO
(2FAEh)	SCLB_BB_LEN[7:0]	7:0	Read SCLB_BB_LEN.	
57h	REG2FAF	7:0	Default : 0x00	Access : RO
(2FAFh)	-	7:4	Reserved.	
	SCLB_BB_LEN[11:8]	3:0	See description of '2FAEh'.	
58h	REG2FB0	7:0	Default : 0x00	Access : RO
(2FB0h)	FETCH_NUM_F1A[7:0]	7:0	Read FETCH_NUM_F1A.	
58h	REG2FB1	7:0	Default : 0x00	Access : RO
(2FB1h)	-	7:4	Reserved.	
	FETCH_NUM_F1A[11:8]	3:0	See description of '2FB0h'.	
59h	REG2FB2	7:0	Default : 0x00	Access : RO
(2FB2h)	FETCH_NUM_F1B[7:0]	7:0	Read FETCH_NUM_F1B.	
59h	REG2FB3	7:0	Default : 0x00	Access : RO
(2FB3h)	-	7:4	Reserved.	
	FETCH_NUM_F1B[11:8]	3:0	See description of '2FB2h'.	
5Ah	REG2FB4	7:0	Default : 0x00	Access : RO
(2FB4h)	FETCH_NUM_F2A[7:0]	7:0	Read FETCH_NUM_F2A.	

Index (Absolute)	Mnemonic	Bit	Description	
5Ah	REG2FB5	7:0	Default : 0x00	Access : RO
2FB5h)	-	7:4	Reserved.	
	FETCH_NUM_F2A[11:8]	3:0	See description of '2FB4h'.	
Bh	REG2FB6	7:0	Default : 0x00	Access : RO
2FB6h)	FETCH_NUM_F2B[7:0]	7:0	Read FETCH_NUM_F2B.	
Bh	REG2FB7	7:0	Default : 0x00	Access : RO
2FB7h)	-	7:4	Reserved.	
	FETCH_NUM_F2B[11:8]	3:0	See description of '2FB6h'.	
Ch	REG2FB8	7:0	Default : 0x00	Access : RO
2FB8h)	FETCH_OFFSET_B[7:0]	7:0	Read FETCH_OFFSET_B.	
Ch	REG2FB9		Default : 0x00	Access : RO
2FB9h)	-	7:4	Reserved.	
	FETCH_OFFSET_B[11:8]	13td C	See description of '2FB8h'.	
Dh	REG2FBAOC ₹52 +    =	7:0	Default: 0x00	Access : RO
(2FBAh)	BO_LENGTH_RD[7:0]	7:0	Read bo_length.	A PJ
5Dh [ (2FBBh) ]	REG2FBBNternal L	7:0-	Default : 0x00	Access : RO
	-	7:4	Reserved.	
	BO_LENGTH_RD[11:8]	3:0	See description of '2FBAh'.	
Eh	REG2FBC	7:0	Default : 0x00	Access : RO
2FBCh)	BO_START_LN[7:0]	7:0	Read BO_START_LN.	
Eh	REG2FBD	7:0	Default : 0x00	Access : RO
2FBDh)	-	7:4	Reserved.	
	BO_START_LN[11:8]	3:0	See description of '2FBCh'.	
Fh	REG2FBE	7:0	Default : 0x00	Access : RO
2FBEh)	BO_END_LN[7:0]	7:0	Read BO_END_LN.	
Fh	REG2FBF	7:0	Default : 0x00	Access : RO
2FBFh)	-	7:4	Reserved.	
	BO_END_LN[11:8]	3:0	See description of '2FBEh'.	
0h	REG2FC0	7:0	Default : 0x00	Access : RO
2FC0h)	DISP_TF_ADR_INI[7:0]	7:0	Read DISP_TF_ADR_INI.	
0h	REG2FC1	7:0	Default : 0x00	Access : RO
2FC1h)	-	7:4	Reserved.	
	DISP_TF_ADR_INI[11:8]	3:0	See description of '2FC0h'.	

Index	Mnemonic	Bit	Description	
(Absolute)				
61h	REG2FC2	7:0	Default : 0x00	Access : RO
(2FC2h)	DISP_BA_ADR_INI[7:0]	7:0	Read DISP_BA_ADR_INI.	
61h	REG2FC3	7:0	Default : 0x00	Access : RO
(2FC3h)	_	7:4	Reserved.	
	DISP_BA_ADR_INI[11:8]	3:0	See description of '2FC2h'.	
62h	REG2FC4	7:0	Default : 0x00	Access : RO
(2FC4h)	DISP_BB_ADR_INI[7:0]	7:0	Read DISP_BB_ADR_INI.	
62h	REG2FC5	7:0	Default : 0x00	Access : RO
(2FC5h)	-	7:4	Reserved.	
	DISP_BB_ADR_INI[11:8]	3:0	See description of '2FC4h'.	
63h	REG2FC6	7:0	Default : 0x00	Access : RO
(2FC6h)	DISP_TF_LEN[7:0]	7:0	Read DISP_TF_LEN.	
63h	REG2FC7VISTAT CO	71700	Default :0x00	Access : RO
(2FC7h)	for 深圳	7:4	Reserved.   / 右阳/	公司
	DISP_TF_LEN[11:8]	3:0	See description of '2FC6h'.	A HJ
54h	REG2FC8 nternal	2:00	Default : 0x00	Access : RO
	DISP_BF_LEN[7:0]	7:0	Read DISP_BF_LEN.	
64h	REG2FC9	7:0	Default : 0x00	Access : RO
(2FC9h)	-	7:4	Reserved.	
	DISP_BF_LEN[11:8]	3:0	See description of '2FC8h'.	
65h	REG2FCA	7:0	Default : 0x00	Access : RO
(2FCAh)	DISP_BA_LEN[7:0]	7:0	Read DISP_BA_LEN.	
65h	REG2FCB	7:0	Default : 0x00	Access : RO
(2FCBh)	-	7:4	Reserved.	
	DISP_BA_LEN[11:8]	3:0	See description of '2FCAh'.	
66h	REG2FCC	7:0	Default : 0x00	Access : RO
(2FCCh)	DISP_BB_LEN[7:0]	7:0	Read DISP_BB_LEN.	
56h	REG2FCD	7:0	Default : 0x00	Access : RO
(2FCDh)	-	7:4	Reserved.	
	DISP_BB_LEN[11:8]	3:0	See description of '2FCCh'.	
67h	REG2FCE	7:0	Default : 0x00	Access : RO
(2FCEh)	HSPR_BB_ADR_INI[7:0]	7:0	Read HSPR_BB_ADR_INI.	
67h	REG2FCF	7:0	Default : 0x00	Access : RO

OP1_TOP Register (Bank = 2F, Sub-Bank = 20)						
Index (Absolute)	Mnemonic	Bit	Description			
	-	7:4	Reserved.			
	HSPR_BB_ADR_INI[11:8]	3:0	See description of '2FCEh'.			

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

#### ELA Register (Bank = 2F, Sub-Bank = 21)

<b>ELA Regi</b> s	ster (Bank = 2F, Sub-Ba	ank =2	21)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Co for 深圳市 Internal U	鼎引	Bank selection for scaler.  00: Register of OSD/Interrupt 01: Register of IP1 Main Wind 02: Register of IP2 Main Wind 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of ACE 19: Register of DLC 20: Register of DLC 21: Register of DLC 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	dow
01h ~ 02h	-	7:0	Default : -	Access : -
(2F02h ~ 2F04h)	-	-	Reserved.	
0Ch ∼ 0Fh	-	7:0	Default : -	Access : -
(2F18h ~ 2F1Fh)	-	-	Reserved.	
10h	REG2F20	7:0	Default : 0x02	Access : R/W
(2F20h)	-	7:1	Reserved.	
	EODI_EN_F2	0	F2 window EODi enable. 1: Enable. 0: Disable.	
11h ~ 12h	-	7:0	Default : -	Access : -
(2F22h ~ 2F24h)	-	-	Reserved.	
13h	-	7:0	Default : -	Access : -

ELA Regis	ster (Bank = 2F, Sub-B	ank =2	21)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	-	Reserved.	
14h	-	7:0	Default : -	Access : -
(2F28h)	-	-	Reserved.	
15h ~ 17h	-	7:0	Default : -	Access : -
(2F2Ah ~ 2F2Eh)	-	-	Reserved.	
30h ~ 31h	-	7:0	Default : -	Access : -
(2F60h ~ 2F63h)	-	-	Reserved.	
70h ~ 71h	1	7:0	Default : -	Access : -
(2FE0h ~ 2FE2h)	-	-	Reserved.	
72h ~ 72h	-	7:0	Default : -	Access : -
(2FE4h ~ 2FE5h)	- Mstar Co	nfic	Reserved.	. —
7Fh ~ 7Fh	- for 深圳F	一样	Default:业有限么	
(2FFEh ~ 2FFFh)	Internal U	Jse	Reserved.	

### TDDI Register (Bank = 2F, Sub-Bank = 22)

TDDI Re	gister (Bank = 2F, Sub-Ban	k =2	2)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Conf for 深圳市県 Internal Us	計	Bank selection for scaler.  00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of DLC 21: Register of DLC 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	ndow
01h	REG2F02	7:0	Default : 0x04	Access : R/W
(2F02h)	RATIO_DIV_YCSEP_F2	7	Main window ratio divide Y/	'C separate.
	-	6:3	Reserved.	
	RATIO_DIV_MD_C_F2[2:0]	2:0	Main window ratio divide m	ode when Y/C separate.
01h	REG2F03	7:0	Default : 0x14	Access : R/W
(2F03h)	-	7:6	Reserved.	
	RATIO_DIV_MD_F2[2:0]	5:3	Main window ratio divide m	ode.
	RATIO_MD_F2[2:0]	2:0 Main window ratio filter mode.		de.
02h	REG2F04	7:0	Default : 0x80	Access : R/W
(2F04h)	RATIO_C_INDEP_F2	7	Main window C ratio independent mode.  0: Disable C ratio filter.  1: Enable C ratio filter.	
	RATIO_C_LOWBOUND_F2	6	Main window C ratio lower	bound enable.

Index	Mnemonic	Bit	Description		
(Absolute)					
	RSV_02_2_F2[1:0]	5:4	Reserved.		
	RATIO_C_MIN_F2[3:0]	3:0	Main window C minimum ra	atio in independent mode.	
02h	REG2F05	7:0	Default: 0x02	Access : R/W	
(2F05h)	RSV_02_0_F2[2:0]	7:5	Reserved.		
	-	4	Reserved.		
	RSV_02_1_F2[1:0]	3:2	Reserved.		
	RATIO_C_YMAX_SEL_F2	1	Main window C ratio takes 0: Select Y ratio before SST 1: Select Y ratio after SST.		
RATIO_C_YMAX_DIS_F2  0 Main window C ratio takes Y ratio 0: Enable. 1: Disable.		Y ratio mode disable.			
08h	REG2F10	7:0	Default : 0x00	Access : R/W	
(2F10h)	PRE_MOT_FILTER_EN_F2	nge	Main Window LPF enable of	DNR motion calculation.	
	- for 深圳市	<b>見</b> 6	Reserved./有限小	一	
	PRE_MOT_OFFSET_F2[5:0] Internal Us	5:0 <b>e</b>	Main Window pre-memory motion offset for motion calculation.		
08h	REG2F11	7:0	Default : 0x08	Access : R/W	
(2F11h)	-	7:4	Reserved.		
	PRE_MOT_GAIN_F2[3:0]	3:0	Main Window pre-memory calculation.	motion gain for motion	
09h	REG2F12	7:0	Default : 0x00	Access : R/W	
(2F12h)	-	7:6	Reserved.		
	POST_MOT_OFFSET_F2[5:0]	5:0	Main Window post-memory calculation.	motion offset for motion	
09h	REG2F13	7:0	Default: 0x88	Access : R/W	
(2F13h)	POST_MOT_CGAIN_F2[3:0]	7:4	Main Window post-memory calculation.	motion gain for Y motion	
	POST_MOT_YGAIN_F2[3:0]	3:0	Main Window post-memory calculation.	motion gain for C motion	
0Ah	REG2F14	7:0	Default : 0x86	Access : R/W	
(2F14h)	POST_MOT_YMAX_EN_F2	7	Main Window pre-/post-me enable.	mory Y motion maximum	
	-	6:3	Reserved.		
	HIS_WT_F2[2:0]	2:0	Main Window history weigh	Li	

TDDI Reg	jister (Bank = 2F, Sub-Ban	k =2	2)	
Index (Absolute)	Mnemonic	Bit	Description	
0Ah	REG2F15	7:0	Default : 0x04	Access : R/W
(2F15h)	HIS_FILTER_MODE_F2	7	Main Window history filter i	mode.
	-	6:4	Reserved.	
	HIS_RATIO_OFFSET_F2[3:0]	3:0	Main Window history ratio offset.	
0Ch	REG2F18	7:0	Default : 0x07	Access : R/W
(2F18h)	RSV_STAT_0_F2[1:0]	7:6	Reserved.	
	STAT_INC_MODE_F2	5	Main window ratio statistics	: ratio incremental mode.
	STAT_SEL_C_F2	4	Main window ratio statistics	: ratio selection.
	STAT_CORE_F2[3:0]	3:0	Main window ratio statistics	: coring threshold.
0Dh	REG2F1A	7:0	Default : 0x00	Access : RO
(2F1Ah)	MOTION_STATUS_F2[7:0]	7:0	Main window ratio statistics: motion status.	
0Dh	REG2F1B	7:0	Default : 0x00	Access : RO
(2F1Bh)	MOTION_STATUS_F2[15:8] O N	12:00	See description of '2F1Ah'.	
0Eh	REG2F1Cor 字川古山	7:0	Default: 0x00 (FE //	Access : RO
(2F1Ch)	MOTION_STATUS_F2[23:16]	7:0	0 See description of '2F1Ah'.	
(2E20l-)	REG2F20nternal US	<b>7</b> :0	Default : 0x4A	Access : R/W
	ADAPT_MED_EN_F2	7	Main window adaptive DFK	enable.
	WEGT_MED_EN_F2	6	Main window weighted DFK enable.	
	RSV_MED_0_F2	5	Reserved.	
	MED_MANUAL_EN_F2	4	Main window DFK manual r	node enable.
	MED_MANUAL_WEIGHT_F2[3:0]	3:0	Main window DFK manual v	veighting.
11h	REG2F22	7:0	Default : 0x08	Access : R/W
(2F22h)	-	7:5	Reserved.	
	MED_LF_BEGIN_F2[4:0]	4:0	Main window weighted DFk	low-frequency begin.
11h	REG2F23	7:0	Default : 0x04	Access : R/W
(2F23h)	-	7:4	Reserved.	
	MED_LF_SLOPE_F2[3:0]	3:0	Main window weighted DFK	low-frequency slope
			adjustment.	
12h	REG2F24	7:0	Default : 0x14	Access : R/W
(2F24h)	-	7:5	Reserved.	
	MED_HF_BEGIN_F2[4:0]	4:0	Main window weighted DFK	high-frequency begin.
L2h	REG2F25	7:0	Default : 0x04	Access : R/W
(2F25h)	-	7:4	Reserved.	

	gister (Bank = 2F, Sub-Ban	1	,		
Index (Absolute)	Mnemonic	Bit	Description		
	MED_HF_SLOPE_F2[3:0]	3:0	Main window weighted DFF adjustment.	Chigh-frequency slope	
13h	REG2F26	7:0	Default : 0x30	Access : R/W	
(2F26h)	-	7:6	Reserved.		
	MED_MOT_TH_F2[5:0]	5:0	Main window adaptive DFK	motion threshold.	
14h ~ 15h	-	7:0	Default : -	Access : -	
(2F28h ~ 2F2Ah)	-	-	Reserved.	_	
18h	REG2F30	7:0	Default : 0x13	Access : R/W	
(2F30h)	SST_EN_F2	7	Main window SST enable.		
	FILM_SST_EN_F2	6	Main window enable SST in film mode.		
	RSV_SST_0_F2	5	Reserved.		
	SST_MOTION_LPF_EN_F2	ide	Main window SST low-pass on motion enable.		
	SST_MOTION_TH_F2[3:0]	3:0	Main window SST motion t	hreshold.	
18h	REG2F3‡Or 深圳市界	7:0	7:0 Default : 0x27 XCcess : R/V		
	RSV_SST_1_F2[1:0]	7:6	Reserved.		
	SST_ERODE_MODE_F2[1:0]	5:4	Main window SST motion a	rea erosion mode.	
	RSV_SST_2_F2	3	Reserved.		
	SST_DILATE_MODE_F2[2:0]	2:0	Main window SST motion area dilation mode.		
19h	REG2F32	7:0	Default : 0xDF	Access : R/W	
(2F32h)	SST_POSTLPF_EN_F2	7	Main window SST post-LPF	enable.	
	SST_POSTLPF_MAX_F2	6	Main window SST post-LPF	maximum function enable.	
	SST_DYNAMIC_CORE_TH_F2[5:0]	5:0	Main window SST dynamic	motion coring threshold.	
19h	REG2F33	7:0	Default : 0x85	Access : R/W	
(2F33h)	SST_DYNAMIC_SGAIN_F2[3:0]	7:4	Main window SST dynamic gain.	motion spatial difference	
	SST_DYNAMIC_TGAIN_F2[3:0]	3:0	Main window SST dynamic gain.	motion temporal difference	
1Ah	REG2F34	7:0	Default : 0x00	Access : R/W	
(2F34h)	RSV_SST_3_F2[1:0]	7:6	Reserved.		
	SST_STATIC_CORE_TH_F2[5:0]	5:0	Main window SST static mo	otion coring threshold.	
1Ah	REG2F35	7:0	Default : 0x22	Access : R/W	
(2F35h)	SST_STATIC_SGAIN_F2[3:0]	7:4	Main window SST static mo	otion spatial difference gain	
	SST_STATIC_TGAIN_F2[3:0]	3:0	Main window SST static mo	tion temporal difference gai	

TDDI Reg	TDDI Register (Bank = 2F, Sub-Bank = 22)						
Index (Absolute)	Mnemonic	Bit	Description				
1Bh	REG2F36	7:0	Default: 0x00	Access : R/W			
(2F36h)	RSV_SST_4_F2[7:0]	7:0	Reserved.				
78h ~ 7Fh	-	7:0	Default : -				
(2FF0h ~ 2FFFh)	-	-	Reserved.				

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### HVSP Register (Bank = 2F, Sub-Bank = 23)

HVSP Re	gister (Bank = 2F, Sub-B	ank =	: 23)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	SC_RIU_BANK[7:0]  Mstar Confor 深圳市 Internal U	7:0 nfid	Bank selection for scaler.  00: Register of OSD/Interrup 01: Register of IP1 Main Wir 02: Register of IP2 Main Wir 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE 19: Register of PEAKING 1A: Register of DLC 20: Register of DLC 21: Register of TDDI 23: Register of TDDI 23: Register of PAFRC 25: Register of XVYCC 26: Reserved 27: Register of ACE2	ndow
01h	REG2F02	7:0	Default : 0x00	Access : R/W
(2F02h)	INI_FACTOR_HO_F2[7:0]	7:0	Main window horizontal initia	
01h	REG2F03	7:0	Default : 0x00	Access : R/W
(2F03h)	INI_FACTOR_HO_F2[15:8]	7:0	See description of '2F02h'.	1
02h	REG2F04	7:0	Default : 0x00	Access : R/W
(2F04h)	-	7:4	Reserved.	
	INI_FACTOR_HO_F2[19:16]	3:0	See description of '2F02h'.	
03h	REG2F06	7:0	Default : 0x00	Access : R/W
(2F06h)	INI_FACTOR1_VE_F2[7:0]	7:0	Main window vertical initial f	actor 1.
03h	REG2F07	7:0	Default : 0x00	Access : R/W
(2F07h)	INI_FACTOR1_VE_F2[15:8]	7:0	See description of '2F06h'.	
04h	REG2F08	7:0	Default : 0x00	Access : R/W
(2F08h)	INI_FACTOR1_VE_F2[23:16]	7:0	See description of '2F06h'.	

HVSP Re	gister (Bank = 2F, Sub-B	ank =	: 23)	
Index (Absolute)	Mnemonic	Bit	Description	
05h	REG2F0A	7:0	Default : 0x00	Access : R/W
(2F0Ah)	INI_FACTOR2_VE_F2[7:0]	7:0	Main window vertical initial f	factor 2.
05h	REG2F0B	7:0	Default : 0x00	Access : R/W
(2F0Bh)	INI_FACTOR2_VE_F2[15:8]	7:0	See description of '2F0Ah'.	
)6h	REG2F0C	7:0	Default : 0x00	Access : R/W
2F0Ch)	INI_FACTOR2_VE_F2[23:16]	7:0	See description of '2F0Ah'.	
)7h	REG2F0E	7:0	Default : 0x00	Access: R/W
2F0Eh)	SCALE_FACTOR_HO_F2[7:0]	7:0	Main window horizontal scal	ing factor.
)7h	REG2F0F	7:0	Default : 0x00	Access : R/W
2F0Fh)	SCALE_FACTOR_HO_F2[15:8]	7:0	See description of '2F0Eh'.	
)8h	REG2F10	7:0	Default : 0x00	Access : R/W
(2F10h)	SCALE_FACTOR_HO_F2[23:16]	7:0	See description of '2F0Eh'.	
)8h	REG2F11//star Col	70	Default: 0x00	Access : R/W
2F11h)	· c `m+III+	7:1	Reserved.	
	SCALE_HO_EN_F2	揚	Main window horizontal scal	ing enable.
)9h	REG2F12ntornal	7:0	Default ; 0x00	Access : R/W
(2F12h)	SCALE_FACTOR_VE_F2[7:0]	7:0	Main window vertical scaling	factor.
)9h	REG2F13	7:0	Default : 0x00	Access : R/W
(2F13h)	SCALE_FACTOR_VE_F2[15:8]	7:0	See description of '2F12h'.	
)Ah	REG2F14	7:0	Default : 0x00	Access : R/W
(2F14h)	SCALE_FACTOR_VE_F2[23:16]	7:0	See description of '2F12h'.	
)Ah	REG2F15	7:0	Default : 0x80	Access : R/W
2F15h)	VFAC_DEC1_MD_F2	7	Main window vertical factor	dec1 mode.
	-	6:1	Reserved.	
	SCALE_VE_EN_F2	0	Main window vertical scaling	g enable.
)Bh	REG2F16	7:0	Default : 0x00	Access : R/W
(2F16h)	Y_RAM_SEL_HO_F2	7	Main window horizontal Y scaling filter SRAM selection.  0: Y SRAM 0.  1: Y SRAM 1.	
	Y_RAM_EN_HO_F2	6	Main window horizontal Y so enable.	caling filter SRAM usage
	C_RAM_SEL_HO_F2	5	Main window horizontal C so 0: Y SRAM 0. 1: Y SRAM 1.	caling filter SRAM selection.

<b>HVSP Re</b>	gister (Bank = 2F, Sub-B	ank =	= 23)			
Index (Absolute)	Mnemonic	Bit	Description			
	C_RAM_EN_HO_F2	4	Main window horizontal C so enable.	caling filter SRAM usage		
	MODE_C_HO_F2[2:0]	3:1	Main window horizontal C so 0: Bypass. 1: Bilinear. 2: C SRAM 0. 3: C SRAM 1.	1: Bilinear. 2: C SRAM 0.		
	MODE_Y_HO_F2	0	Main window horizontal Y scaling filter mode.  0: Bypass.  1: Bilinear.			
0Bh	REG2F17	7:0	Default : 0x00	Access : R/W		
(2F17h) Y_RAM_SEL_VE_F2 7 Main window vertical Y scaling fil 0: Y SRAM 0. 1: Y SRAM 1.		ng filter SRAM selection.				
	Y_RAM_EN_V6F21 COI	nted	Main window vertical Y scali	ng filter SRAM usage enable.		
	C_RAM_SEL_VE_P深圳市	鼎	Main window vertical C scali 0: Y SRAM 0.	ng filter SRAM selection.		
-	C_RAM_EN_VE_F2	SP	1: Y SRAM 1.  Main window vertical C scali	ng filter SRAM usage enable.		
	MODE_C_VE_F2[2:0]	3:1	Main window vertical C scali 0: Bypass. 1: Bilinear. 2: C SRAM 0. 3: C SRAM 1.	ng filter mode.		
	MODE_Y_VE_F2	0	Main window vertical Y scali 0: Bypass. 1: Bilinear.	ng filter mode.		
0Ch	REG2F18	7:0	Default : 0xC0	Access : R/W		
(2F18h)	FORMAT_422_F2	7	Main window data format is	422.		
	422_INTP_F2	6	Main window 422 Cb Cr inte	rpolation enable.		
	CR_LOAD_INI_F2	5	Main Cr_load initial value.			
	-	4:2	Reserved.			
	VSP_DITH_EN_F2	1	Main window dithering enab	le for vertical scaling process.		
	HSP_DITH_EN_F2	0	Main window dithering enab process.	le for horizontal scaling		
0Ch	REG2F19	7:0	Default : 0x00	Access : R/W		
(2F19h)	-	7:4	Reserved.			

HVSP Reg	gister (Bank = 2F, Sub-B	ank =	= 23)		
Index (Absolute)	Mnemonic	Bit	Description		
	VSP_CORING_EN_Y_F2	3	Main window vertical Y coring enable.		
	VSP_CORING_EN_C_F2	2	Main window vertical C corin	g enable.	
	HSP_CORING_EN_Y_F2	1	Main window horizontal Y co	ring enable.	
	HSP_CORING_EN_C_F2	0	Main window horizontal C co	ring enable.	
0Dh	REG2F1A	7:0	Default : 0x00	Access : R/W	
(2F1Ah)	HSP_CORING_TH_C_F2[7:0]	7:0	Main window horizontal C co	ring threshold.	
0Dh	REG2F1B	7:0	Default : 0x00	Access : R/W	
(2F1Bh)	HSP_CORING_TH_Y_F2[7:0]	7:0	Main window horizontal Y co	ring threshold.	
0Eh	REG2F1C	7:0	Default : 0x00	Access : R/W	
(2F1Ch)	VSP_CORING_TH_C_F2[7:0]	7:0	Main window vertical C corin	g threshold.	
0Eh	REG2F1D	7:0	Default : 0x00	Access : R/W	
(2F1Dh)	VSP_CORING_TH_Y_F2[7:0]	7:0	Main window vertical Y corin	g threshold.	
0Fh	REG2F1EVISTAR COL	7:0	Default: 0x38	Access : R/W	
(2F1Eh)	HSP_DE_RING_G_ON_F2	7	Main window horizontal Y de	-ringing enable.	
-	HSP_DE_RING_TH1_F2[2:0]	6:4	Main window horizontal de-r	inging threshold1.	
	HSP_DE_RING_TH0_F2[3:0]	3:0	Main window horizontal de-ri	inging threshold0.	
0Fh	REG2F1F	7:0	Default : 0x58	Access : R/W	
(2F1Fh)	HSP_DE_RING_RB_ON_F2	7	Main window horizontal C de	e-ringing enable.	
	HSP_DE_RING_TH3_F2[2:0]	6:4	Main window horizontal de-r	inging threshold3.	
	HSP_DE_RING_TH2_F2[3:0]	3:0	Main window horizontal de-ri	inging threshold2.	
10h	REG2F20	7:0	Default : 0x00	Access : R/W	
(2F20h)	HSP_OFFSET_F2[7:0]	7:0	Main window horizontal de-ri	inging offset.	
10h	REG2F21	7:0	Default : 0x00	Access : R/W	
(2F21h)	HSP_OFFSET2_F2[7:0]	7:0	Main window horizontal de-r	inging offset2.	
11h	REG2F22	7:0	Default : 0x38	Access : R/W	
(2F22h)	VSP_DE_RING_G_ON_F2	7	Main window vertical Y de-ri	nging enable.	
	VSP_DE_RING_TH1_F2[2:0]	6:4	Main window vertical de-ring	ing threshold1.	
	VSP_DE_RING_TH0_F2[3:0]	3:0	Main window vertical de-ring	ing threshold0.	
11h	REG2F23	7:0	Default : 0x58	Access : R/W	
(2F23h)	VSP_DE_RING_RB_ON_F2	7	Main window vertical C de-ri	nging enable.	
	VSP_DE_RING_TH3_F2[2:0]	6:4	Main window vertical de-ring	ing threshold3.	
	VSP_DE_RING_TH2_F2[3:0]	3:0	Main window vertical de-ring	ing threshold2.	
12h	REG2F24	7:0	Default : 0x00	Access : R/W	

HVSP Reg	gister (Bank = 2F, Sub-B	ank =	: 23)		
Index (Absolute)	Mnemonic	Bit	Description		
	VSP_OFFSET_F2[7:0]	7:0	Main window vertical de-ringing offset.		
12h	REG2F25	7:0	Default : 0x00	Access : R/W	
(2F25h)	VSP_OFFSET2_F2[7:0]	7:0	Main window vertical de-ringing offset2.		
13h	REG2F26	7:0	Default : 0x00	Access : R/W	
(2F26h)	V_NL_EN_F2	7	Main window vertical nonline	ear scaling enable.	
	H_NL_EN_F2	6	Main window horizontal nonl	inear scaling enable.	
	-	5:4	Reserved.		
	PREV_BOUND_MD_F2	3	Main window pre-V down sca	aling boundary mode.	
	OP_FIELD_SEL_F2	2	Main window field source sel	ection.	
			0: From output timing.		
	FIELD DOL 52		1: From input timing.		
	FIELD_POL_F2	1	Main window field polarity switch.		
401	2_INIFAC_MD_F2	nfld	Main window two initial factor	1	
(2F27h) \	REG2F27	'7:0' "見り	Default: 0x00	Access : R/W	
	VSP_3TAP_EN_F2	7117	Main window vertical 3tap so	<del>   -</del> J	
	V_NL_W2_LSB_F2	se Se	Main window vertical nonline		
	V_NL_W1_LSB_F2   I a   U		Main window vertical nonlinear scaling width LSB.		
	V_NL_W0_LSB_F2	4	Main window vertical nonlinear scaling width0 LSB.		
	H NI WA ICE EA	3 2	Reserved.	incar ccaling width 2 LCP	
	H_NL_W2_LSB_F2		Main window horizontal nonlinear scaling width LSB.  Main window horizontal nonlinear scaling width LSB.		
	H_NL_W1_LSB_F2	1	Main window horizontal nonl		
14h	H_NL_W0_LSB_F2 REG2F28	7: <b>0</b>	Default : 0x00	Access : R/W	
(2F28h)	H_NL_W0_F2[7:0]	7:0	Main window horizontal nonl	<u>-</u>	
14h	REG2F29	7:0	Default : 0x00	Access : R/W	
(2F29h)	H_NL_W1_F2[7:0]	7:0	Main window horizontal nonl	-	
` 15h	REG2F2A	7:0	Default : 0x00	Access : R/W	
(2F2Ah)	H NL W2 F2[7:0]	7:0	Main window horizontal nonl		
<u>`                                    </u>	REG2F2B	7:0	Default : 0x00	Access : R/W	
(2F2Bh)	H_NL_S_INI_F2	7.0	Main window horizontal nonl	· · · · · · · · · · · · · · · · · · ·	
. ,	H_NL_D_INI_F2[6:0]	6:0	Main window horizontal nonl		
16h	REG2F2C	7:0	Default : 0x00	Access : R/W	
(2F2Ch)	H_NL_D0_F2[7:0]	7:0	Main window horizontal nonl	<u> </u>	
16h	REG2F2D	7:0	Default : 0x00	Access : R/W	

HVSP Reg	gister (Bank = 2F, Sub-B	ank =	: 23)	
Index (Absolute)	Mnemonic	Bit	Description	
	H_NL_D1_F2[7:0]	7:0	Main window horizontal non	linear scaling delta 1.
17h	REG2F2E	7:0	Default : 0x00	Access : R/W
(2F2Eh)	V_NL_W0_F2[7:0]	7:0	Main window vertical nonline	ear scaling width0.
17h	REG2F2F	7:0	Default : 0x00	Access : R/W
(2F2Fh)	V_NL_W1_F2[7:0]	7:0	Main window vertical nonline	ear scaling width1.
18h	REG2F30	7:0	Default : 0x00	Access : R/W
(2F30h)	V_NL_W2_F2[7:0]	7:0	Main window vertical nonline	ear scaling width2.
18h	REG2F31	7:0	Default : 0x00	Access : R/W
(2F31h)	V_NL_S_INI_F2	7	Main window vertical nonline	ear scaling initial sign.
	V_NL_D_INI_F2[6:0]	6:0	Main window vertical nonline	ear scaling initial value.
19h	REG2F32	7:0	Default : 0x00	Access : R/W
(2F32h)	V_NL_D0_F2[7:0]	7:0	Main window vertical nonline	ear scaling delta 0.
19h	REG2F33//star Col	7:0	Default: 0x00	Access : R/W
(2F33h)	V_NL_D1_F2[7:0]	7:0	Main window vertical nonline	ear scaling delta 1.
41h (2F82h)	REG2F82OF 沐川巾	5.6	Default : 0x00	Access : R/W
	- Internal II	7:2	Reserved.	•
	CRAM_RW_EN	1	C SRAM read/write enable.	
	YRAM_RW_EN	0	Y SRAM read/write enable.	
41h	REG2F83	7:0	Default : 0x00	Access : R/W
(2F83h)	-	7:1	Reserved.	
	RAM_W_PULSE	0	SRAM write data pulse.	
42h	REG2F84	7:0	Default: 0x00	Access : R/W
(2F84h)	RAM_ADDR[7:0]	7:0	SRAM read/write address.	•
			(Only support max address t	o 0x7f).
43h	REG2F86	7:0	Default : 0x00	Access : R/W
(2F86h)	RAM_WDATA[7:0]	7:0	SRAM write data.	1
43h	REG2F87	7:0	Default : 0x00	Access : R/W
(2F87h)	RAM_WDATA[15:8]	7:0	See description of '2F86h'.	1
44h	REG2F88	7:0	Default : 0x00	Access : R/W
(2F88h)	RAM_WDATA[23:16]	7:0	See description of '2F86h'.	
44h	REG2F89	7:0	Default : 0x00	Access : R/W
(2F89h)	RAM_WDATA[31:24]	7:0	See description of '2F86h'.	
45h	REG2F8A	7:0	Default : 0x00	Access : R/W
(2F8Ah)	RAM_WDATA[39:32]	7:0	See description of '2F86h'.	

HVSP Reg	gister (Bank = 2F, Sub-B	ank =	: 23)		
Index (Absolute)	Mnemonic	Bit	Description		
46h	REG2F8C	7:0	Default : 0x00	Access : RO	
(2F8Ch)	RAM_RDATA[7:0]	7:0	SRAM read data.		
46h	REG2F8D	7:0	Default: 0x00	Access : RO	
(2F8Dh)	RAM_RDATA[15:8]	7:0	See description of '2F8Ch'.		
47h	REG2F8E	7:0	Default : 0x00	Access : RO	
(2F8Eh)	RAM_RDATA[23:16]	7:0	See description of '2F8Ch'.		
47h	REG2F8F	7:0	Default : 0x00	Access : RO	
(2F8Fh)	RAM_RDATA[31:24]	7:0	See description of '2F8Ch'.		
48h	REG2F90	7:0	Default : 0x00	Access : RO	
(2F90h)	RAM_RDATA[39:32]	7:0	See description of '2F8Ch'.		
51h	REG2FA2	7:0	Default : 0x41	Access : R/W	
(2FA2h)	SIMPLE_INTP	7	Simple interpolation for 422 to 444 conversion.		
	FACTOR_MANUAL OF COL	nf6d	Vertical factor manual mode.		
	VDOWN_SEL 探圳市	鼎	Vertical scaling down selection:  Bottom.  1: Top.	On.	
	HDOWN_SELTERNAL U	SP	Horizontal scaling down sele 0: Bottom. 1: Top.	ction.	
	-	3	Reserved.		
	PSEUDO_VCLR_NO[1:0]	2:1	Dither pseudo code Vsync cl	ear number.	
	PSEUDO_VCLR_EN	0	Dither pseudo code Vsync cl	ear enable.	
52h	REG2FA5	7:0	Default : 0x00	Access : R/W	
(2FA5h)	FBL_R_TRIG_SEL	7	FBL read trigger selection.  0: Command finish.  1: DE end.		
	-	6:0	Reserved.		
53h	-	7:0	Default : -	Access : -	
(2FA7h)	-	-	Reserved.		
58h ~ 5Fh	-	7:0	Default : -	Access : -	
(2FB0h ~ 2FBFh)	-	-	Reserved.		
60h	REG2FC0	7:0	Default : 0x40	Access : R/W	
(2FC0h)	CTI_AUTO_NO_MED_F2	7	Main window CTI auto no m	edian.	
	CTI_STEP_F2[2:0]	6:4	Main window CTI step.		

HVSP Re	HVSP Register (Bank = 2F, Sub-Bank = 23)					
Index (Absolute)	Mnemonic	Bit	Description			
	-	3	Reserved.			
	CTI_LPF_COEF_F2[2:0]	2:0	Main window CTI LPF coeffic	ients.		
60h	REG2FC1	7:0	Default : 0x3F	Access : R/W		
(2FC1h)	-	7:6	Reserved.			
	CTI_BAND_COEF_F2[5:0]	5:0	Main window CTI BPF coeffic	cients.		
61h	REG2FC2	7:0	Default : 0x88	Access : R/W		
(2FC2h)	CTI_MEDIAN_EN_F2	7	Main window CTI Median enable.			
	-	6:4	Reserved.			
	CTI_CORING_THRD_F2[3:0]	3:0	Main window CTI coring threshold.			
61h	REG2FC3	7:0	Default : 0x00	Access : R/W		
(2FC3h)	CTI_EN_F2	7	Main window CTI enable.			
	-	6:0	Reserved.			
62h	REG2FC4/Star Col	7:0	Default: 0x00	Access : R/W		
(2FC4h)	- c	7:3	Reserved.			
	LEVEL_SLOPE_F2[2:0]	72:0	Main window CTI gray patch	level slope.		
62h	REG2FC5nternal	7:0	Default : 0x00	Access : R/W		
(2FC5h)	LEVEL_OFFSET_F2[7:0]	7:0	Main window CTI gray patch	level offset.		
67h	REG2FCE	7:0	Default : 0x02	Access : R/W		
(2FCEh)	-	7:2	Reserved.			
	GAIN_ADJ_EN_F2	1	Main window CTI gain adjust	enable.		
	-	0	Reserved.			

### FRC Register (Bank = 2F, Sub-Bank = 24)

FRC Regi	ster (Bank = 2F, Sub-Ba	ank =	24)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	SC_RIU_BANK[7:0]  Mstar Co for 深圳市	nfic 5鼎	Bank selection for scaler.  00: Register of OSD/Interrupt  01: Register of IP1 Main Window  02: Register of IP2 Main Window  05: Register of OPM  06: Register of DNR  0A: Reserved  0C: Reserved  0F: Register of S_VOP  10: Register of VOP  12: Register of SCMI  18: Register of ACE	
3Fh	REG2F7E	7:0	Default : 0x13	Access : R/W
(2F7Eh)	-	7:5	Reserved.	
	TAILCUT	4	TAILCUT enable.	
	NOISE_DITH_DISABLE	3	PAFRC mixed with noise dithe 0: Disable. 1: Enable.	er disable.
	DITH_BITS	2	Dithering bits. 0: 2-bits. 1: 4-bits.	
	TCON_OFF_EN	1	TCON FRC_GAMMA function 0: Ignore TCON gamma/dithe 1: Gamma/dither function tur FRC_GAMMA_OFF signal.	er turn off signal.
	FRC_ON	0	PAFRC enable.	

FRC Register (Bank = 2F, Sub-Bank = 24)						
Index (Absolute)	Mnemonic	Bit	Description			
40h	REG2F80	7:0	Default : 0x00	Access : R/W		
(2F80h)	BOX_ROTATE_EN	7	Box A/B/C/D relation rotation enable.			
	TOP_BOX_UNIT_FLAG[1:0]	6:5	Top box A/B/C/D swap flag. 00: Per 2x2 box. 01: Per 4x4 box. 1x: Per 8x8 box.			
	TOP_BOX_FREEZE	4	Top box freeze.			
	TOP_BOX_SHRINK	3	Top box shrink to 2x2 from 4	x4.		
	FR_C2_BIT	2	Top box frame rotation step 0: Bit[0]. 1: Bit[1].	bit location for codexx10.		
C2X2_ROT_B_DIR_S		1 nfic	C 2x2 block rotation direction.  0: Clockwise.  1:: Anti-Clockwise, 2nd.			
	D2X2_ROT_B_DIR_S for 深圳市	5鼎	D 2x2 block rotation direction.  0: Clockwise.  1: Anti-Clockwise, 2nd.			
40h	REG2F81 nternal L	15.6	Default : 0x00 Access : R/W			
(2F81h)	-	7	Reserved.	· ·		
	G_V_SWAP	6	Green channel vertical swap,	avoid polarity not consistent.		
	G_H_SWAP	5	Green channel horizontal swap, avoid polarity not consistent.			
	B_D_SWAP	4	Blue channel diagonal swap.			
	BOX_FR_SW	3	FRAME_CNT bit [1:0] swap for	or box rotate.		
	BOX4X4_FR_SW	2	FRAME_CNT bit [1:0] swap for	or box4x4 rotate.		
	BOX8X8_ROT_UNIT	1	0: Rotate step under per A, E 1: Rotate step between A/B/G	•		
	BOX_FREEZE	0	Box local rotation freeze.			
41h	REG2F82	7:0	Default : 0x00	Access : R/W		
(2F82h)	C2X2_ROT_G_DIR	7	C 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.	1.		
	D2X2_ROT_G_DIR	6	D 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.	1.		
	C2X2_ROT_G_DIR_S	5	C 2x2 block rotation direction	).		

Index (Absolute)	Mnemonic	Bit	Description		
(Absolute)			0: Clockwise. 1: Anti-Clockwise, 2nd.		
	D2X2_ROT_G_DIR_S	4	0: Clockwise. 1: Anti-Clockwise, 2nd.		
	A2X2_ROT_B_DIR	3 A 2x2 block rotation direction. 0: Clockwise. 1: Anti-Clockwise.			
	B2X2_ROT_B_DIR	2	B 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.		
	C2X2_ROT_B_DIR	1	1 C 2x2 block rotation direction. 0: Clockwise. 1: Anti-Clockwise.		
	D2X2_ROT_B_DIR  for 深圳市	方 計 記 可 記 記	D 2x2 block rotation direction.  0: Clockwise. / 百艮公司 1: Anti-Clockwise.		
41h	REG2F83nternal	<b>3:0</b> -	Default \ 0x00	Access : R/W	
(2F83h)	A2X2_ROT_R_DIR	7	<ul><li>A 2x2 block rotation direction</li><li>0: Clockwise.</li><li>1: Anti-Clockwise.</li></ul>	l.	
	B2X2_ROT_R_DIR	6	B 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.	ı.	
	C2X2_ROT_R_DIR	5	C 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.	ı.	
	D2X2_ROT_R_DIR	4	D 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise.	1.	
	C2X2_ROT_R_DIR_S	3	C 2x2 block rotation direction 0: Clockwise. 1: Anti-Clockwise, 2nd.	ı.	
	D2X2_ROT_R_DIR_S	2	D 2x2 block rotation direction	١.	
			0: Clockwise. 1: Anti-Clockwise, 2nd.		

Index	Mnemonic	Bit	Description	
(Absolute)				
			0: Clockwise.	
			1: Anti-Clockwise.	
	B2X2_ROT_G_DIR	0	B 2x2 block rotation direction	
			0: Clockwise. 1: Anti-Clockwise.	
42h	REG2F84	7:0	Default : 0x00	Access : R/W
(2F84h)	TOP_BOX_FR_SEQ2[7:0]	7:0	Top box frame 2nd 4 frame r	·
42h	REG2F85	7:0	Default : 0x00	Access: R/W
(2F85h)	TOP_BOX_FR_SEQ1[7:0]	7:0	Top box frame 1st 4 frame ro	•
43h	REG2F86	7:0	Default : 0x00	Access : R/W
(2F86h)	TOP_BOX_FR_SEQ4[7:0]	7:0	Top box frame 4th 4 frame ro	•
43h	REG2F87	7:0	Default : 0x00	Access : R/W
(2F87h)	TOP BOX FR SEQ3[7:0]	7:0	Top box frame 3rd 4 frame ro	-
44h	REG2F88	7:0	Default : 0x00	Access: R/W
(2F88h)	TOP_BOX_FR_C2_SEQ34[7:0]	7,0	<u> </u>	ne rotation step for codexx10.
44h	REG2F89	7:0	Default : 0x00	Access : R/W
(2F89h)	TOP_BOX_FR_C2_SEQ12[7:0]	<del>150</del>	<del>I( )ni\/</del>	ne rotation step for codexx10.
45h	REG2F8A	7:0	Default : 0x00	Access : R/W
(2F8Ah)	BOX_A_ROT_DIR	7	Location A frame counter dire 0: Clockwise. 1: Back.	ection.
	BOX_B_ROT_DIR	6	Location B frame counter direction.  0: Clockwise.  1: Back.	
	BOX_C_ROT_DIR	5	Location C frame counter dire 0: Clockwise. 1: Back.	ection.
	BOX_D_ROT_DIR	4	Location D frame counter dire 0: Clockwise. 1: Back.	ection.
	-	3:0	Reserved.	
45h	REG2F8B	7:0	Default : 0x00	Access : R/W
(2F8Bh)	BOX8X8_ROT_00[1:0]	7:6	Box8x8 entity 00 rotation ste	p by reference.
	BOX8X8_ROT_01[1:0]	5:4	Box8x8 entity 01 rotation ste	•
	BOX8X8_ROT_11[1:0]	3:2	Box8x8 entity 11 rotation ste	n by reference

110 11091	ster (Bank = 2F, Sub-Ba	#IIK —	24)	
Index (Absolute)	Mnemonic	Bit	Description	
	BOX8X8_ROT_10[1:0]	1:0	Box8x8 entity 10 rotation ste	p by reference.
46h	REG2F8C	7:0	Default : 0x00	Access : R/W
(2F8Ch)	B_LU_00[1:0]	7:6	B 2x2 block left up entity.	
	B_RU_01[1:0]	5:4	B 2x2 block right up entity.	
	B_RD_11[1:0]	3:2	B 2x2 block right down entity	<i>'</i> .
	B_LD_10[1:0]	1:0	B 2x2 block left down entity.	
46h	REG2F8D	7:0	Default : 0x00	Access : R/W
(2F8Dh)	A_LU_00[1:0]	7:6	A 2x2 block left up entity.	
	A_RU_01[1:0]	5:4	A 2x2 block right up entity.	
	A_RD_11[1:0]	3:2	A 2x2 block right down entity.	
	A_LD_10[1:0]	1:0	A 2x2 block left down entity.	
47h	REG2F8E	7:0	Default : 0x00	Access : R/W
(2F8Eh) D_LU_00[1:0]Star CO 7:60 D2x2 block left up enti		block left up entity.		
	D_RU_01[1:0] · [江十]	5:4	D 2x2 block right up entity/	<b>)</b> 司
Ī	D_RD_11[1:0]	3:2	D 2x2 block right down entity	/.
	D_LD_10[1:0]ternal L	<b>Se</b>	D 2x2 block left down entity.	
47h	REG2F8F	7:0	Default : 0x00	Access : R/W
(2F8Fh)	C_LU_00[1:0]	7:6	C 2x2 block left up entity.	
	C_RU_01[1:0]	5:4	C 2x2 block right up entity.	
	C_RD_11[1:0]	3:2	C 2x2 block right down entity	<b>′</b> .
	C_LD_10[1:0]	1:0	C 2x2 block left down entity.	
48h	REG2F90	7:0	Default : 0x00	Access : R/W
(2F90h)	D_LU_00_S[1:0]	7:6	D 2x2 block left up entity, 2n	d.
	D_RU_01_S[1:0]	5:4	D 2x2 block right up entity, 2	nd.
	D_RD_11_S[1:0]	3:2	D 2x2 block right down entity	, 2nd.
	D_LD_10_S[1:0]	1:0	D 2x2 block left down entity,	2nd.
48h	REG2F91	7:0	Default : 0x00	Access : R/W
(2F91h)	C_LU_00_S[1:0]	7:6	C 2x2 block left up entity, 2n	d.
	C_RU_01_S[1:0]	5:4	C 2x2 block right up entity, 2	nd.
	C_RD_11_S[1:0]	3:2	C 2x2 block right down entity	, 2nd.
	C_LD_10_S[1:0]	1:0	C 2x2 block left down entity,	2nd.
49h	REG2F92	7:0	Default : 0x00	Access : R/W
(2F92h)	BOX_B_LU_00[1:0]	7:6	Location B block A LSB 2 bits	plus value.

FRC Register (Bank = 2F, Sub-Bank = 24)					
Index (Absolute)	Mnemonic	Bit	Description		
	BOX_B_RU_01[1:0]	5:4	Location B block B LSB 2 bits	plus value.	
	BOX_B_RD_11[1:0]	3:2	Location B block C LSB 2 bits	plus value.	
	BOX_B_LD_10[1:0]	1:0	Location B block D LSB 2 bits	plus value.	
49h	REG2F93	7:0	Default : 0x00	Access : R/W	
(2F93h)	BOX_A_LU_00[1:0]	7:6	Location A block A LSB 2 bits	plus value.	
	BOX_A_RU_01[1:0]	5:4	Location A block B LSB 2 bits plus value.		
	BOX_A_RD_11[1:0]	3:2	Location A block C LSB 2 bits	plus value.	
	BOX_A_LD_10[1:0]	1:0	Location A block D LSB 2 bits	plus value.	
4Ah	REG2F94	7:0	Default : 0x00	Access : R/W	
(2F94h)	BOX_D_LU_00[1:0]	7:6	Location D block A LSB 2 bits	plus value.	
	BOX_D_RU_01[1:0]	5:4	Location D block B LSB 2 bits	plus value.	
	BOX_D_RD_11[1:0]	3:2	Location D block C LSB 2 bits	plus value.	
	BOX_D_LD/101101 CO	nt <sub>0</sub> C	Location D block D LSB 2 bits	plus value.	
4Ah	REG2F950r 译型十川古	7:0	Default: 0x00年 [日 //	Access : R/W	
(2F95h)	BOX_C_LU_00[1:0]	7:6	Location C block A LSB 2 bits	plus value.	
	BOX_C_RU_01[1:0] \	5:4	Location C block B LSB 2 bits	plus value.	
	BOX_C_RD_11[1:0]	3:2	Location C block C LSB 2 bits	plus value.	
	BOX_C_LD_10[1:0]	1:0	Location C block D LSB 2 bits	plus value.	

### XV\_YCC Register (Bank = 2F, Sub-Bank = 25)

XV_YCC F	Register (Bank = 2F, Sub-B	ank :	=25)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
00h (2F00h)	Mstar Conf for 深圳市県 Internal Use	7:0 ide	Bank selection for scaler.  00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of SCMI 18: Register of SCMI 18: Register of ACE 19: Register of DLC 20: Register of DLC 21: Register of DLC 21: Register of ELA 22: Register of TDDI 23: Register of HVSP 24: Register of PAFRC 25: Register of xVYCC 26: Reserved	indow indow
01h	REG2F02	7:0	27: Register of ACE2  Default: 0x00	Access : R/W
(2F02h)	-	7:0	Reserved.	ACCESS . R/ W
-	POST_MAIN_NOISE_ROUND_EN	6	Main window post noise rou	ınding enable.
	POST_MAIN_CON_EN	5	Main window post contrast	
	POST_MAIN_BRI_EN	4	Main window post brightnes	
	-	3:0	Reserved.	
01h ~ 10h	-	7:0	Default : -	Access : -
(2F03h ~ 2F21h)	-	-	Reserved.	
11h	REG2F22	7:0	Default : 0x00	Access : R/W
(2F22h)	-	7	Reserved.	
	POST_SUB_NOISE_ROUND_EN	6	Sub window post noise roui	nding enable.
	POST_SUB_CON_EN	5	Sub window post contrast e	enable.

Index (Absolute)	Mnemonic	Bit	Description	
	POST_SUB_BRI_EN	4	Sub window post brightness	s enable.
	-	3:0	Reserved.	
11h ~ 20h	-	7:0	Default : -	Access : -
(2F23h ~ 2F41h)	-	ı	Reserved.	
21h	REG2F42	7:0	Default : 0x00	Access : R/W
(2F42h)	POST_MAIN_R_BRI_OFFSET[7:0]	7:0	Main window post r channe	l offset.
21h	REG2F43	7:0	Default : 0x00	Access : R/W
(2F43h)	-	7:3	Reserved.	
	POST_MAIN_R_BRI_OFFSET[10:8]	2:0	See description of '2F42h'.	
22h	REG2F44	7:0	Default : 0x00	Access : R/W
(2F44h)	POST_MAIN_G_BRI_OFFSET[7:0]	7:0	Main window post g channe	el offset.
22h	REG2F45\/\star Conf	70	Default : 0x00	Access : R/W
( <b>2F45h)</b>	POST_MAIN_G_BRI_OFFSET[10:8]	7:3 2:0	Reserved. See description of '2F44h'.	一
	REG2F46 ntornal	7:0	Default : 0x00	Access : R/W
(2F46h)	POST_MAIN_B_BRI_OFFSET[7:0]	7:0	Main window post b channe	el offset.
23h	REG2F47	7:0	Default : 0x00	Access : R/W
(2F47h)	-	7:3	Reserved.	
	POST_MAIN_B_BRI_OFFSET[10:8]	2:0	See description of '2F46h'.	
24h	REG2F48	7:0	Default : 0x00	Access : R/W
(2F48h)	POST_MAIN_R_CON_GAIN[7:0]	7:0	Main window post r channe	l gain.
24h	REG2F49	7:0	Default : 0x00	Access : R/W
(2F49h)	-	7:4	Reserved.	
	POST_MAIN_R_CON_GAIN[11:8]	3:0	See description of '2F48h'.	
25h	REG2F4A	7:0	Default : 0x00	Access : R/W
(2F4Ah)	POST_MAIN_G_CON_GAIN[7:0]	7:0	Main window post g channe	el gain.
25h	REG2F4B	7:0	Default : 0x00	Access : R/W
(2F4Bh)	-	7:4	Reserved.	
	POST_MAIN_G_CON_GAIN[11:8]	3:0	See description of '2F4Ah'.	
26h	REG2F4C	7:0	Default : 0x00	Access : R/W
(2F4Ch)	POST_MAIN_B_CON_GAIN[7:0]	7:0	Main window post b channe	
			Default : 0x00 Access : R/W	

XV_YCC I	Register (Bank = 2F, Sub-B	ank :	=25)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	POST_MAIN_B_CON_GAIN[11:8]	3:0	See description of '2F4Ch'.	
27h	REG2F4E	7:0	Default : 0x00	Access : R/W
(2F4Eh)	POST_SUB_R_BRI_OFFSET[7:0]	7:0	Sub window post r channel	offset.
27h	REG2F4F	7:0	Default : 0x00	Access : R/W
(2F4Fh)	-	7:3	Reserved.	
	POST_SUB_R_BRI_OFFSET[10:8]	2:0	See description of '2F4Eh'.	
28h	REG2F50	7:0	Default : 0x00	Access : R/W
(2F50h)	POST_SUB_G_BRI_OFFSET[7:0]	7:0	Sub window post g channel	offset.
28h	REG2F51	7:0	Default : 0x00	Access : R/W
(2F51h)	-	7:3	Reserved.	1
	POST_SUB_G_BRI_OFFSET[10:8]	2:0	See description of '2F50h'.	
29h	REG2F52VIStar Conf	2.6	Default: 0x00	Access : R/W
(2F52h)	POST_SUB_B_BRI_OFFSET[7:0]	17:0	Sub window post b channel	offset.
	REG2F53	7:0	Default : 0x00	Access : R/W
	<ul> <li>Internal Us</li> </ul>	7:3	Reserved.	-
	POST_SUB_B_BRI_OFFSET[10:8]	2:0	See description of '2F52h'.	
2Ah	REG2F54	7:0	Default : 0x00	Access : R/W
(2F54h)	POST_SUB_R_CON_GAIN[7:0]	7:0	Sub window post r channel	gain.
2Ah	REG2F55	7:0	Default : 0x00	Access : R/W
2F55h)	-	7:4	Reserved.	-
	POST_SUB_R_CON_GAIN[11:8]	3:0	See description of '2F54h'.	
2Bh	REG2F56	7:0	Default : 0x00	Access : R/W
(2F56h)	POST_SUB_G_CON_GAIN[7:0]	7:0	Sub window post g channel	gain.
2Bh	REG2F57	7:0	Default : 0x00	Access : R/W
(2F57h)	-	7:4	Reserved.	-
	POST_SUB_G_CON_GAIN[11:8]	3:0	See description of '2F56h'.	
2Ch	REG2F58	7:0	Default : 0x00	Access : R/W
(2F58h)	POST_SUB_B_CON_GAIN[7:0]	7:0	Sub window post b channel	-
2Ch	REG2F59	7:0	Default : 0x00	Access : R/W
(2F59h)	-	7:4	Reserved.	-
	POST_SUB_B_CON_GAIN[11:8]	3:0	See description of '2F58h'.	
2Dh ~		7:0	Default : -	

XV_YCC I	XV_YCC Register (Bank = 2F, Sub-Bank = 25)				
Index (Absolute)	Mnemonic	Bit	Description		
	-	ı	Reserved.		

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### ACE2 Register (Bank = 2F, Sub-Bank = 27)

ACE2 Reg	gister (Bank = 2F, Sub-B	ank =	27)	
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG2F00	7:0	Default : 0xFF	
(2F00h)	Mstar Corfor 深圳市Internal U	nfid 課	Bank selection for scaler.  00: Register of OSD/Interrup 01: Register of IP1 Main Win 02: Register of IP2 Main Win 05: Register of OPM 06: Register of DNR 0A: Reserved 0C: Reserved 0F: Register of S_VOP 10: Register of VOP 12: Register of SCMI 18: Register of ACE	dow
20h	REG2F40	7:0	Default : 0x00	Access : R/W
(2F40h)	-	7:6	Reserved.	
	SUB_CTI_MEDIAN_EN	5	Sub window CTI median ena	ble.
	SUB_CTI_EN	4	Sub window CTI enable.	
	-	3:2	Reserved.	
	MAIN_CTI_MEDIAN_EN	1	Main window CTI median en	able.
	MAIN_CTI_EN	0	Main window CTI enable.	
21h	REG2F42	7:0	Default : 0x00	Access : R/W
(2F42h)	-	7:6	Reserved.	1
	MAIN_CTI_STEP[1:0]	5:4	Main window CTI step.	
	-	3	Reserved.	
	MAIN_CTI_LPF_COEF[2:0]	2:0	Main window CTI low pass fi	lter coefficient.
21h	REG2F43	7:0	Default : 0x00	Access : R/W

ACE2 Reg	jister (Bank = 2F, Sub-Ba	ank =	27)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	MAIN_CTI_CORING_THRD[3:0]	3:0	Main window CTI coring thre	eshold.
22h	REG2F44	7:0	Default : 0x00	Access : R/W
(2F44h)	-	7:6	Reserved.	
	MAIN_CTI_BAND_COEF[5:0]	5:0	Main window CTI band pass filter coefficient.	
23h	REG2F46	7:0	Default : 0x00	Access : R/W
(2F46h)	-	7:6	Reserved.	
9	SUB_CTI_STEP[1:0]	5:4	Sub window CTI step.	
	-	3	Reserved.	
	SUB_CTI_LPF_COEF[2:0]	2:0	Sub window CTI low pass filter enable.	
23h	REG2F47	7:0	Default : 0x00	Access : R/W
(2F47h)	-	7:4	Reserved.	
	SUB_CTI_CORING_THRD[3:0]	3:0	Sub window CTI coring three	shold.
24h	REG2F48 Cr 之十川古	7:0	Default : 0x00	Access : R/W
(2F48h)	-	7:6	Reserved.	7 mJ
	SUB_CTI_BAND_COEF[5:0]	<b>S</b> 5:0	Sub window CTI band pass f	filter coefficient.
25h ~ 26h		7:0	Default : -	
(2F4Ah ~ 2F4Dh)	-	-	Reserved.	

### DISP\_TC Register (Bank = 30)

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
03h	REG3006	7:0	Default : 0x00	Access : R/W
(3006h)	OE_POL	7	OE polarity.	
	MAKEGPO_INTERLACE	6	Make GPO interlace.	
	-	5	Reserved.	
	ONE_FRAME_TOGGLE	4	One frame toggle mode.	
	GATE_DE	3	DE gating.	
	-	2	Reserved.	
	SYNC_FIELD	1	Sync field.	
	TG_SEL	0	TG select.	
03h	REG3007	7:0	Default : 0x00	Access : R/W
(3007h)	- Motor Co	7:	Reserved.	
	TC_CNT_ENISTAL CC	11 1110	Enable tc_cnt.	
	SEP_PUAfor 深圳了	5鼎	Enable separate pua.	()
_	GATE_HS	4	Gate HS.	
	POLB Internal C	Jşe	POLB.	
	-	2:0	Reserved.	1
04h	REG3008	7:0	Default : 0xFF	Access : R/W
(3008h)	TC_H1END_ODD[7:0]	7:0	Odd mode hend of GPO1 / 2	nd horizontal end of GPO1.
04h	REG3009	7:0	Default : 0x0F	Access : R/W
(3009h)	-	7	Reserved.	
	OVER_MODE_1	6	Special over mode enable of	GPO1.
	HEAD_PROC_EN_1	5	Head process enable of GPO	1.
	HEAD_MODE_1	4	Head mode enable of GPO1.	
	TC_H1END_ODD[11:8]	3:0	See description of '3008h'.	1
05h	REG300A	7:0	Default : 0xFF	Access: R/W
(300Ah)	TC_H2END_ODD[7:0]	7:0	Odd mode hend of GPO2 / 2	nd horizontal end of GPO2.
05h	REG300B	7:0	Default : 0x0F	Access : R/W
(300Bh)	-	7	Reserved.	
	OVER_MODE_2	6	Special over mode enable of	GPO2.
	HEAD_PROC_EN_2	5	Head process enable of GPO	2.
	HEAD_MODE_2	4	Head mode enable of GPO2.	

DISP_TC	Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description		
	TC_H2END_ODD[11:8]	3:0	See description of '300Ah'.		
06h	REG300C	7:0	Default : 0xFF	Access: R/W	
(300Ch)	TC_H3END_ODD[7:0]	7:0	Odd mode hend of GPO3 / 2	nd horizontal end of GPO3.	
06h	REG300D	7:0	Default : 0x0F	Access : R/W	
(300Dh)	-	7	Reserved.		
	OVER_MODE_3	6	Special over mode enable of	GPO3.	
	HEAD_PROC_EN_3	5	Head process enable of GPO	3.	
	HEAD_MODE_3	4	Head mode enable of GPO3.		
	TC_H3END_ODD[11:8]	3:0	See description of '300Ch'.		
07h	REG300E	7:0	Default : 0xFF	Access : R/W	
(300Eh)	TC_H4END_ODD[7:0]	7:0	Odd mode hend of GPO4 / 2nd horizontal end of GPO4.		
07h	REG300F	7:0	Default : 0x0F	Access : R/W	
(300Fh)	- Mstar Co	nțic	Reserved.		
	OVER_MODE_4	6	Special over mode enable of GPO4.		
	HEAD_PROC_EN_4	기기기	Head process enable of GPO4.		
	HEAD_MODE_4ernal	Jse	Head mode enable of GPO4.		
	TC_H4END_ODD[11:8]	3:0	See description of '300Eh'.	otion of '300Eh'.	
08h	REG3010	7:0	Default : 0xFF	Access : R/W	
(3010h)	TC_H5END_ODD[7:0]	7:0	Odd mode hend of GPO5 / 2	nd horizontal end of GPO5.	
08h	REG3011	7:0	Default : 0x0F	Access : R/W	
(3011h)	-	7	Reserved.		
	OVER_MODE_5	6	Special over mode enable of	GPO5.	
	HEAD_PROC_EN_5	5	Head process enable of GPO	5.	
	HEAD_MODE_5	4	Head mode enable of GPO5.		
	TC_H5END_ODD[11:8]	3:0	See description of '3010h'.		
09h	REG3012	7:0	Default : 0xFF	Access : R/W	
(3012h)	TC_H6END_ODD[7:0]	7:0	Odd mode hend of GPO6 / 2	nd horizontal end of GPO9.	
09h	REG3013	7:0	Default : 0x0F	Access : R/W	
(3013h)	-	7	Reserved.		
	OVER_MODE_6	6	Special over mode enable of	GPO6.	
	HEAD_PROC_EN_6	5	Head process enable of GPO	6.	
	HEAD_MODE_6	4	Head mode enable of GPO6.		
	TC_H6END_ODD[11:8]	3:0	See description of '3012h'.		

DISP_TC	Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description		
0Ah	REG3014	7:0	Default : 0xFF	Access : R/W	
(3014h)	TC_H7END_ODD[7:0]	7:0	Odd mode hend of GPO7 / 2	and horizontal end of GPOa.	
0Ah	REG3015	7:0	Default : 0x0F	Access : R/W	
(3015h)	-	7	Reserved.		
	OVER_MODE_7	6	Special over mode enable of GPO7.		
	HEAD_PROC_EN_7	5	Head process enable of GPO7.		
	HEAD_MODE_7	4	Head mode enable of GPO7.		
	TC_H7END_ODD[11:8]	3:0	See description of '3014h'.		
0Bh	REG3016	7:0	Default : 0xFF	Access : R/W	
(3016h)	TC_H8END_ODD[7:0]	7:0	Odd mode hend of GPO8 / 2nd horizontal end of GPO		
0Bh	REG3017	7:0	Default : 0x0F	Access : R/W	
(3017h)	-	7	Reserved.		
	OVER_MODE_STAT CC	ntic	Special over mode enable of GPO8.		
	HEAD_PROC_EN_877 +     =	<b>= 5</b>	Head process enable of GPO8.		
	HEAD_MODE_8	J 쿼터	Head mode enable of GPO8.	Head mode enable of GPO8.	
	TC_H8END_ODD[11:8]	<b>3:0</b>	See description of '3016h'.		
0Dh	REG301A	7:0	Default : 0xFF	Access : R/W	
(301Ah)	TC_V0ST[7:0]	7:0	Vertical start of GPO0.		
0Dh	REG301B	7:0	Default : 0x0F	Access: R/W	
(301Bh)	FRAME_TOG0_H4[3:0]	7:4	Frame tog number MSB 4 bit	t of GPO0.	
	TC_V0ST[11:8]	3:0	See description of '301Ah'.		
0Eh	REG301C	7:0	Default : 0xFF	Access : R/W	
(301Ch)	TC_V0END[7:0]	7:0	Vertical end of GPO0.		
0Eh	REG301D	7:0	Default : 0x0F	Access : R/W	
(301Dh)	FRAME_TOG0_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO0.	
	TC_V0END[11:8]	3:0	See description of '301Ch'.		
0Fh	REG301E	7:0	Default : 0xFF	Access : R/W	
(301Eh)	TC_H0ST[7:0]	7:0	Horizontal start of GPO0.		
0Fh	REG301F	7:0	Default : 0x0F	Access : R/W	
(301Fh)	LINE_TOG0_H4[3:0]	7:4	Line tog number MSB 4 bit o	of GPO0.	
	TC_H0ST[11:8]	3:0	See description of '301Eh'.		
10h	REG3020	7:0	Default : 0xFF	Access : R/W	
(3020h)	TC_H0END[7:0]	7:0	Horizontal end of GPO0.	•	

Index	Mnemonic	Bit	Description	
(Absolute)				
10h	REG3021	7:0	Default : 0x0F	Access : R/W
3021h)	LINE_TOG0_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO0.
	TC_H0END[11:8]	3:0	See description of '3020h'.	
l1h	REG3022	7:0	Default : 0xFF	Access : R/W
3022h)	TC_V1ST[7:0]	7:0	Vertical start of GPO1.	
1h	REG3023	7:0	Default : 0x0F	Access : R/W
3023h)	FRAME_TOG1_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO1.
	TC_V1ST[11:8]	3:0	See description of '3022h'.	
2h	REG3024	7:0	Default : 0xFF	Access : R/W
3024h)	TC_V1END[7:0]	7:0	Vertical end of GPO1.	
2h	REG3025	7:0	Default : 0x0F	Access : R/W
3025h)	FRAME_TOG1_L4[3:0]	7:4	Frame tog number LSB 4 bit of GPO1.	
	TC_V1END[11:8] ar CC	13.0 C	see description of '3024h'.	
13h (3026h) TC_H1ST[7:0] 7:0 Default : 0xFF Horizontal start of GI		7:0	Default: 0xFF/二 (日 //	Access : R/W
		Horizontal start of GPO1.	7 [-]	
	REG3027 nternal	30	Default \ 0x0F	Access : R/W
3027h)	LINE_TOG1_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPO1.
	TC_H1ST[11:8]	3:0	See description of '3026h'.	
4h	REG3028	7:0	Default : 0xFF	Access : R/W
3028h)	TC_H1END[7:0]	7:0	Horizontal end of GPO1.	
₽h	REG3029	7:0	Default : 0x0F	Access : R/W
3029h)	LINE_TOG1_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO1.
	TC_H1END[11:8]	3:0	See description of '3028h'.	
5h	REG302A	7:0	Default : 0xFF	Access : R/W
302Ah)	TC_V2ST[7:0]	7:0	Vertical start of GPO2.	
5h	REG302B	7:0	Default : 0x0F	Access : R/W
302Bh)	FRAME_TOG2_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO2.
	TC_V2ST[11:8]	3:0	See description of '302Ah'.	
6h	REG302C	7:0	Default : 0xFF	Access : R/W
302Ch)	TC_V2END[7:0]	7:0	Vertical end of GPO2.	
6h	REG302D	7:0	Default : 0x0F	Access : R/W
302Dh)	FRAME_TOG2_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO2.
	TC_V2END[11:8]	3:0	See description of '302Ch'.	

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
17h	REG302E	7:0	Default : 0xFF	Access : R/W
(302Eh)	TC_H2ST[7:0]	7:0	Horizontal start of GPO2.	
17h	REG302F	7:0	Default : 0x0F	Access : R/W
(302Fh)	LINE_TOG2_H4[3:0]	7:4	Line tog number MSB 4 bit of	f GPO2.
	TC_H2ST[11:8]	3:0	See description of '302Eh'.	
18h	REG3030	7:0	Default : 0xFF	Access : R/W
(3030h)	TC_H2END[7:0]	7:0	Horizontal end of GPO2.	
18h	REG3031	7:0	Default : 0x0F	Access : R/W
(3031h)	LINE_TOG2_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO2.
	TC_H2END[11:8]	3:0	See description of '3030h'.	
19h	REG3032	7:0	Default : 0xFF	Access : R/W
(3032h)	TC_V3ST[7:0]	7:0	Vertical start of GPO3.	
19h	REG3033VISTAT CC	17tdC	Default 0x0F	Access : R/W
(3033h)	FRAME_TOG3_H4[3:0]+   =	7.4	Frame tog number MSB 4 bit	of GPO3.
-	TC_V3ST[11:8]	3:0	See description of '3032h'.	ן בין
	REG3034nternal	7:0-	Default \ 0xFF	Access : R/W
(3034h)	TC_V3END[7:0]	7:0	Vertical end of GPO3.	
1Ah	REG3035	7:0	Default : 0x0F	Access : R/W
(3035h)	FRAME_TOG3_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO3.
	TC_V3END[11:8]	3:0	See description of '3034h'.	
1Bh	REG3036	7:0	Default : 0xFF	Access : R/W
(3036h)	TC_H3ST[7:0]	7:0	Horizontal start of GPO3.	
1Bh	REG3037	7:0	Default : 0x0F	Access : R/W
(3037h)	LINE_TOG3_H4[3:0]	7:4	Line tog number MSB 4 bit of	f GPO3.
	TC_H3ST[11:8]	3:0	See description of '3036h'.	
1Ch	REG3038	7:0	Default : 0xFF	Access : R/W
(3038h)	TC_H3END[7:0]	7:0	Horizontal end of GPO3.	
1Ch	REG3039	7:0	Default : 0x0F	Access : R/W
(3039h)	LINE_TOG3_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO3.
	TC_H3END[11:8]	3:0	See description of '3038h'.	
1Dh	REG303A	7:0	Default : 0xFF	Access : R/W
(303Ah)	TC_V4ST[7:0]	7:0	Vertical start of GPO4.	
1Dh	REG303B	7:0	Default : 0x0F	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	FRAME_TOG4_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO4.
	TC_V4ST[11:8]	3:0	See description of '303Ah'.	
1Eh	REG303C	7:0	Default : 0xFF	Access : R/W
(303Ch)	TC_V4END[7:0]	7:0	Vertical end of GPO4.	
1Eh	REG303D	7:0	Default : 0x0F	Access : R/W
(303Dh)	FRAME_TOG4_L4[3:0]	7:4	Frame tog number LSB 4 bit of GPO4.	
	TC_V4END[11:8]	3:0	See description of '303Ch'.	
1Fh	REG303E	7:0	Default : 0xFF	Access : R/W
(303Eh)	TC_H4ST[7:0]	7:0	Horizontal start of GPO4.	
1Fh	REG303F	7:0	Default : 0x0F	Access : R/W
(303Fh)	LINE_TOG4_H4[3:0]	7:4	Line tog number MSB 4 bit of GPO4.	
	TC_H4ST[11:8]	3:0	See description of '303Eh'.	
20h	REG3040VISTAT CC	17:0C	Default OxFF	Access : R/W
(3040h)	TC_H4END[7:0] \$\frac{1}{27} + \  \  =	7:0	Horizontal end of GPO4.	\=
<u> </u>	REG3041	7:0	Default : 0x0F	Access : R/W
	LINE_TOG4_L4[3:0] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	J <del>30</del>	Line tog humber LSB 4 bit of	GPO4.
	TC_H4END[11:8]	3:0	See description of '3040h'.	
21h	REG3042	7:0	Default : 0xFF	Access : R/W
(3042h)	TC_V5ST[7:0]	7:0	Vertical start of GPO5.	
21h	REG3043	7:0	Default : 0x0F	Access : R/W
(3043h)	FRAME_TOG5_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO5.
	TC_V5ST[11:8]	3:0	See description of '3042h'.	
22h	REG3044	7:0	Default : 0xFF	Access : R/W
(3044h)	TC_V5END[7:0]	7:0	Vertical end of GPO5.	
22h	REG3045	7:0	Default : 0x0F	Access : R/W
(3045h)	FRAME_TOG5_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO5.
	TC_V5END[11:8]	3:0	See description of '3044h'.	
23h	REG3046	7:0	Default : 0xFF	Access : R/W
(3046h)	TC_H5ST[7:0]	7:0	Horizontal start of GPO5.	
23h	REG3047	7:0	Default : 0x0F	Access : R/W
(3047h)	LINE_TOG5_H4[3:0]	7:4	Line tog number MSB 4 bit of	GPO5.
	TC_H5ST[11:8]	3:0	See description of '3046h'.	
24h	REG3048	7:0	Default : 0xFF	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	TC_H5END[7:0]	7:0	Horizontal end of GPO5.	
24h	REG3049	7:0	Default : 0x0F	Access : R/W
(3049h)	LINE_TOG5_L4[3:0]	7:4	Line tog number LSB 4 bit of GPO5.	
	TC_H5END[11:8]	3:0	See description of '3048h'.	
25h	REG304A	7:0	Default : 0xFF	Access : R/W
(304Ah)	TC_V6ST[7:0]	7:0	Vertical start of GPO6.	
25h	REG304B	7:0	Default : 0x0F	Access : R/W
(304Bh)	FRAME_TOG6_H4[3:0]	7:4	Frame tog number MSB 4 bit	t of GPO6.
	TC_V6ST[11:8]	3:0	See description of '304Ah'.	
26h	REG304C	7:0	Default : 0xFF	Access : R/W
(304Ch)	TC_V6END[7:0]	7:0	Vertical end of GPO6.	
26h	REG304D	7:0	Default : 0x0F	Access : R/W
(304Dh)	FRAME_TOG6_14[3:0] CC	17 <del>1</del> 40	Frame tog number LSB 4 bit of GPO6.	
	TC_V6END[11;8] 7 +     =	3:0	See description of '304Ch'./	<u>入</u> 司
27h	REG304E	7:0	Default : 0xFF	Access : R/W
(304Eh)	TC_H6ST[7:0] Erna	30	Horizontal/start of GPO6.	
27h	REG304F	7:0	Default : 0x0F	Access : R/W
(304Fh)	LINE_TOG6_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPO6.
	TC_H6ST[11:8]	3:0	See description of '304Eh'.	
28h	REG3050	7:0	Default : 0xFF	Access : R/W
(3050h)	TC_H6END[7:0]	7:0	Horizontal end of GPO6.	
28h	REG3051	7:0	Default : 0x0F	Access : R/W
(3051h)	LINE_TOG6_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO6.
	TC_H6END[11:8]	3:0	See description of '3050h'.	
29h	REG3052	7:0	Default : 0xFF	Access : R/W
(3052h)	TC_V7ST[7:0]	7:0	Vertical start of GPO7.	
29h	REG3053	7:0	Default : 0x0F	Access : R/W
(3053h)	FRAME_TOG7_H4[3:0]	7:4	Frame tog number MSB 4 bit	t of GPO7.
	TC_V7ST[11:8]	3:0	See description of '3052h'.	
2Ah	REG3054	7:0	Default : 0xFF	Access : R/W
(3054h)	TC_V7END[7:0]	7:0	Vertical end of GPO7.	
2Ah	REG3055	7:0	Default : 0x0F	Access : R/W
(3055h)	FRAME_TOG7_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO7.

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	TC_V7END[11:8]	3:0	See description of '3054h'.	
2Bh	REG3056	7:0	Default : 0xFF	Access : R/W
(3056h)	TC_H7ST[7:0]	7:0	Horizontal start of GPO7.	
2Bh	REG3057	7:0	Default : 0x0F	Access : R/W
(3057h)	LINE_TOG7_H4[3:0]	7:4	Line tog number MSB 4 bit of	f GPO7.
	TC_H7ST[11:8]	3:0	See description of '3056h'.	
2Ch	REG3058	7:0	Default : 0xFF	Access : R/W
(3058h)	TC_H7END[7:0]	7:0	Horizontal end of GPO7.	
2Ch	REG3059	7:0	Default : 0x0F	Access : R/W
(3059h)	LINE_TOG7_L4[3:0]	7:4	Line tog number LSB 4 bit of GPO7.	
	TC_H7END[11:8]	3:0	See description of '3058h'.	
2Dh	REG305A	7:0	Default : 0xFF	Access : R/W
(305Ah)	TC_V8ST[2:0]Star CC	17:0 C	Vertical start of GPO8.	
(305Bh)	REG305 <b>B</b> Or [空十   =	7:0	Default: 0x0F右 [日 //	Access : R/W
	FRAME_TOG8_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO8.
	TC_V8ST[1]:8]erna	330	See description of '305Ah'.	
2Eh	REG305C	7:0	Default : 0xFF	Access : R/W
(305Ch)	TC_V8END[7:0]	7:0	Vertical end of GPO8.	
2Eh	REG305D	7:0	Default : 0x0F	Access : R/W
(305Dh)	FRAME_TOG8_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO8.
	TC_V8END[11:8]	3:0	See description of '305Ch'.	
2Fh	REG305E	7:0	Default : 0xFF	Access : R/W
(305Eh)	TC_H8ST[7:0]	7:0	Horizontal start of GPO8.	
2Fh	REG305F	7:0	Default : 0x0F	Access : R/W
(305Fh)	LINE_TOG8_H4[3:0]	7:4	Line tog number MSB 4 bit of	f GPO8.
	TC_H8ST[11:8]	3:0	See description of '305Eh'.	
30h	REG3060	7:0	Default : 0xFF	Access : R/W
(3060h)	TC_H8END[7:0]	7:0	Horizontal end of GPO8.	
30h	REG3061	7:0	Default : 0x0F	Access : R/W
(3061h)	LINE_TOG8_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO8.
	TC_H8END[11:8]	3:0	See description of '3060h'.	
31h		7.0	D - 6 14 - 0 - FF	A
31h (3062h)	REG3062	7:0	Default : 0xFF	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
31h	REG3063	7:0	Default : 0x0F	Access : R/W
(3063h)	FRAME_TOG9_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPO9.
	TC_V9ST[11:8]	3:0	See description of '3062h'.	
32h	REG3064	7:0	Default : 0xFF	Access : R/W
(3064h)	TC_V9END[7:0]	7:0	Vertical end of GPO9.	
32h	REG3065	7:0	Default : 0x0F	Access : R/W
(3065h)	FRAME_TOG9_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPO9.
	TC_V9END[11:8]	3:0	See description of '3064h'.	
33h	REG3066	7:0	Default : 0xFF	Access : R/W
(3066h)	TC_H9ST[7:0]	7:0	Horizontal start of GPO9.	
33h	REG3067	7:0	Default : 0x0F	Access : R/W
(3067h)	LINE_TOG9_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPO9.
	TC_H9ST[M.Star CC	13:0C	See description of '3066h'.	
34h	REG3068	7:0	Default: 0xFF右 7日 //	Access : R/W
(3068h)	TC_H9END[7:0]	7:0	Horizontal end of GPO9.	∠ ⊢J
	REG3069 NTERNA	50	Default \ 0x0F	Access : R/W
(3069h)	LINE_TOG9_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPO9.
	TC_H9END[11:8]	3:0	See description of '3068h'.	
35h	REG306A	7:0	Default : 0xFF	Access : R/W
(306Ah)	TC_VAST[7:0]	7:0	Vertical start of GPOA.	
35h	REG306B	7:0	Default : 0x0F	Access : R/W
(306Bh)	FRAME_TOGA_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPOA.
	TC_VAST[11:8]	3:0	See description of '306Ah'.	
36h	REG306C	7:0	Default : 0xFF	Access : R/W
(306Ch)	TC_VAEND[7:0]	7:0	Vertical end of GPOA.	
36h	REG306D	7:0	Default : 0x0F	Access : R/W
(306Dh)	FRAME_TOGA_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPOA.
	TC_VAEND[11:8]	3:0	See description of '306Ch'.	
37h	REG306E	7:0	Default : 0xFF	Access : R/W
(306Eh)	TC_HAST[7:0]	7:0	Horizontal start of GPOA.	
37h	REG306F	7:0	Default : 0x0F	Access : R/W
(306Fh)	LINE_TOGA_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPOA.
	TC_HAST[11:8]	3:0	See description of '306Eh'.	

Index (Absolute)	Mnemonic	Bit	Description	
38h	REG3070	7:0	Default : 0xFF	Access : R/W
(3070h)	TC_HAEND[7:0]	7:0	Horizontal end of GPOA.	
38h	REG3071	7:0	Default : 0x0F	Access : R/W
(3071h)	LINE_TOGA_L4[3:0]	7:4	Line tog number LSB 4 bit	of GPOA.
	TC_HAEND[11:8]	3:0	See description of '3070h'.	
39h	REG3072	7:0	Default : 0x00	Access : R/W
(3072h)	GOOP	7	OP setting of GPO0.	
	G0TC	6	TC setting of GPO0.	
	G0ES	5	ES setting of GPO0.	
	G0TS[1:0]	4:3	TS setting of GPO0.	
	G0CS[2:0]	2:0	CS setting of GPO0.	
39h	REG3073	7:0	Default : 0x00	Access : R/W
(3073h)	G10P Wstar Co	onfic	OP setting of GPO1.	
	GITC for 经制度	6	TC setting of GPO1.	小司
	G1ES	1 7 F	ES setting of GPO1.	
	G1TS[1:0] nterna	432	TS setting of GPO1.	
	G1CS[2:0]	2:0	CS setting of GPO1.	
3Ah	REG3074	7:0	Default : 0x00	Access : R/W
(3074h)	G2OP	7	OP setting of GPO2.	
	G2TC	6	TC setting of GPO2.	
	G2ES	5	ES setting of GPO2.	
	G2TS[1:0]	4:3	TS setting of GPO2.	
	G2CS[2:0]	2:0	CS setting of GPO2.	
3Ah	REG3075	7:0	Default : 0x00	Access : R/W
(3075h)	G3OP	7	OP setting of GPO3.	
	G3TC	6	TC setting of GPO3.	
	G3ES	5	ES setting of GPO3.	
	G3TS[1:0]	4:3	TS setting of GPO3.	
	G3CS[2:0]	2:0	CS setting of GPO3.	
3Bh	REG3076	7:0	Default : 0x00	Access : R/W
(3076h)	G4OP	7	OP setting of GPO4.	
	G4TC	6	TC setting of GPO4.	
	G4ES	5	ES setting of GPO4.	

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	G4TS[1:0]	4:3	TS setting of GPO4.	
	G4CS[2:0]	2:0	CS setting of GPO4.	
3Bh	REG3077	7:0	Default : 0x00	Access: R/W
(3077h)	G5OP	7	OP setting of GPO5.	
	G5TC	6	TC setting of GPO5.	
	G5ES	5	ES setting of GPO5.	
	G5TS[1:0]	4:3	TS setting of GPO5.	
	G5CS[2:0]	2:0	CS setting of GPO5.	
3Ch	REG3078	7:0	Default : 0x00	Access : R/W
(3078h)	G6OP	7	OP setting of GPO6.	
	G6TC	6	TC setting of GPO6.	
	G6ES	5	ES setting of GPO6.	
	G6TS[1:0]VIStar CC	14t3C	TS setting of GPO6.	
	G6CS[2:0]	2:0	CS setting of GPO6. ( )	八司
3Ch	REG3079	7:0	Default : 0x00	Access : R/W
(3079h)	G70P Internal (	Jse	OP setting of GPO7.	
	G7TC	6	TC setting of GPO7.	
	G7ES	5	ES setting of GPO7.	
	G7TS[1:0]	4:3	TS setting of GPO7.	
	G7CS[2:0]	2:0	CS setting of GPO7.	
3Dh	REG307A	7:0	Default : 0x00	Access : R/W
(307Ah)	G8OP	7	OP setting of GPO8.	
	G8TC	6	TC setting of GPO8.	
	G8ES	5	ES setting of GPO8.	
	G8TS[1:0]	4:3	TS setting of GPO8.	
	G8CS[2:0]	2:0	CS setting of GPO8.	
3Dh	REG307B	7:0	Default : 0x00	Access : R/W
(307Bh)	G9OP	7	OP setting of GPO9.	
	G9TC	6	TC setting of GPO9.	
	G9ES	5	ES setting of GPO9.	
	G9TS[1:0]	4:3	TS setting of GPO9.	
	G9CS[2:0]	2:0	CS setting of GPO9.	
3Eh	REG307C	7:0	Default : 0x00	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	GAOP	7	OP setting of GPOA.	
	GATC	6	TC setting of GPOA.	
	GAES	5	ES setting of GPOA.	
	GATS[1:0]	4:3	TS setting of GPOA.	
	GACS[2:0]	2:0	CS setting of GPOA.	
3Eh	REG307D	7:0	Default : 0x00	Access : R/W
(307Dh)	GBOP	7	OP setting of GPOB.	
	GBTC	6	TC setting of GPOB.	
	GBES	5	ES setting of GPOB.	
	GBTS[1:0]	4:3	TS setting of GPOB.	
	GBCS[2:0]	2:0	CS setting of GPOB.	
3Fh	REG307E	7:0	Default : 0x00	Access : R/W
(307Eh)	GPO5_ENVISTAT CC	N <del>7</del> IC	GPO5 enable.	
	GPO4_ENFOR ②型十川言		GPD4 enable./ 右限//	<b>&gt;</b> 司
-	GPO3_EN	7 7 7	GPO3 enable.	Z ⊢J
	GPO2_EN nternal	Jse	GPO2 enable.	
	GPO1_EN	3	GPO1 enable.	
	GPO0_EN	2	GPO0 enable.	
	-	1:0	Reserved.	T
3Fh	REG307F	7:0	Default : 0x00	Access : R/W
(307Fh)	GPOD_EN	7	GPOD enable.	
	GPOC_EN	6	GPOC enable.	
	GPOB_EN	5	GPOB enable.	
	GPOA_EN	4	GPOA enable.	
	GPO9_EN	3	GPO9 enable.	
	GPO8_EN	2	GPO8 enable.	
	GPO7_EN	1	GPO7 enable.	
	GPO6_EN	0	GPO6 enable.	T
40h	REG3080	7:0	Default : 0xFF	Access : R/W
(3080h)	TC_VBST[7:0]	7:0	Vertical start of GPOB.	T
40h	REG3081	7:0	Default : 0x0F	Access : R/W
(3081h)	FRAME_TOGB_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPOB.
	TC_VBST[11:8]	3:0	See description of '3080h'.	

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
41h	REG3082	7:0	Default : 0xFF	Access : R/W
(3082h)	TC_VBEND[7:0]	7:0	Vertical end of GPOB.	
41h	REG3083	7:0	Default : 0x0F	Access : R/W
(3083h)	FRAME_TOGB_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPOB.
	TC_VBEND[11:8]	3:0	See description of '3082h'.	
42h	REG3084	7:0	Default : 0xFF	Access : R/W
(3084h)	TC_HBST[7:0]	7:0	Horizontal start of GPOB.	
42h	REG3085	7:0	Default : 0x0F	Access : R/W
(3085h)	LINE_TOGB_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPOB.
	TC_HBST[11:8]	3:0	See description of '3084h'.	
43h	REG3086	7:0	Default : 0xFF	Access : R/W
(3086h)	TC_HBEND[7:0]	7:0	Horizontal end of GPOB.	_
43h	REG3087VISTAT CO	17tl(C	Default Ox0F	Access : R/W
(3087h)	LINE_TOGB_L4[3:0] +     =	7:4	Line tog number LSB 4 bit of	GPOB.
-	TC_HBEND[11:8]	3:0	See description of '3086h'.	<b>∠</b> ⊢J
44h	REG3088nternal	J20	Default : 0xFF	Access: R/W
(3088h)	TC_VCST[7:0]	7:0	Vertical start of GPOC.	_
44h	REG3089	7:0	Default : 0x0F	Access : R/W
(3089h)	FRAME_TOGC_H4[3:0]	7:4	Frame tog number MSB 4 bit	of GPOC.
	TC_VCST[11:8]	3:0	See description of '3088h'.	
45h	REG308A	7:0	Default : 0xFF	Access : R/W
(308Ah)	TC_VCEND[7:0]	7:0	Vertical end of GPOC.	
45h	REG308B	7:0	Default : 0x0F	Access : R/W
(308Bh)	FRAME_TOGC_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPOC.
	TC_VCEND[11:8]	3:0	See description of '308Ah'.	
46h	REG308C	7:0	Default : 0xFF	Access : R/W
(308Ch)	TC_HCST[7:0]	7:0	Horizontal start of GPOC.	
46h	REG308D	7:0	Default : 0x0F	Access : R/W
(308Dh)	LINE_TOGC_H4[3:0]	7:4	Line tog number MSB 4 bit o	f GPOC.
	TC_HCST[11:8]	3:0	See description of '308Ch'.	
47h	REG308E	7:0	Default : 0xFF	Access : R/W
(308Eh)	TC_HCEND[7:0]	7:0	Horizontal end of GPOC.	
47h	REG308F	7:0	Default : 0x0F	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	LINE_TOGC_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPOC.
	TC_HCEND[11:8]	3:0	See description of '308Eh'.	
48h	REG3090	7:0	Default : 0xFF	Access : R/W
(3090h)	TC_VDST[7:0]	7:0	Vertical start of GPOD.	
48h	REG3091	7:0	Default : 0x0F	Access : R/W
(3091h)	FRAME_TOGD_H4[3:0]	7:4	Frame tog number MSB 4 bit of GPOD.	
	TC_VDST[11:8]	3:0	See description of '3090h'.	
49h	REG3092	7:0	Default : 0xFF	Access : R/W
(3092h)	TC_VDEND[7:0]	7:0	Vertical end of GPOD.	
49h	REG3093	7:0	Default : 0x0F	Access : R/W
(3093h)	FRAME_TOGD_L4[3:0]	7:4	Frame tog number LSB 4 bit	of GPOD.
	TC_VDEND[11:8]	3:0	See description of '3092h'.	
4Ah	REG3094VISTAT CC	17:0C	Default OxFF	Access : R/W
(3094h)	TC_HDST[7:0]- \\ \\ \Z +       =	7:0	Horizontal start of GPOD. //	\=
·	REG3095	7:0	Default : 0x0F	Access : R/W
	LINE_TOGD_H4[3:0] a	J <del>30</del>	Line tog humber MSB 4 bit of	f GPOD.
	TC_HDST[11:8]	3:0	See description of '3094h'.	
4Bh	REG3096	7:0	Default : 0xFF	Access : R/W
(3096h)	TC_HDEND[7:0]	7:0	Horizontal end of GPOD.	
4Bh	REG3097	7:0	Default : 0x0F	Access : R/W
(3097h)	LINE_TOGD_L4[3:0]	7:4	Line tog number LSB 4 bit of	GPOD.
	TC_HDEND[11:8]	3:0	See description of '3096h'.	
4Ch	REG3098	7:0	Default : 0xFF	Access : R/W
(3098h)	TC_H1ST2[7:0]	7:0	2nd horizontal start of GPO1.	
4Ch	REG3099	7:0	Default : 0x0F	Access : R/W
(3099h)	-	7:4	Reserved.	
	TC_H1ST2[11:8]	3:0	See description of '3098h'.	
4Dh	REG309A	7:0	Default : 0xFF	Access : R/W
(309Ah)	TC_H1ST3[7:0]	7:0	3rd horizontal start of GPO1.	
4Dh	REG309B	7:0	Default : 0x0F	Access : R/W
(309Bh)	-	7:4	Reserved.	•
	TC_H1ST3[11:8]	3:0	See description of '309Ah'.	
4Eh	REG309C	7:0	Default : 0xFF	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	TC_H1END3[7:0]	7:0	3rd horizontal end of GPO1.	
4Eh	REG309D	7:0	Default : 0x0F	Access : R/W
(309Dh)	-	7:4	Reserved.	
	TC_H1END3[11:8]	3:0	See description of '309Ch'.	
4Fh	REG309E	7:0	Default : 0xFF	Access : R/W
(309Eh)	TC_H2ST2[7:0]	7:0	2nd horizontal start of GPO2	
4Fh	REG309F	7:0	Default : 0x0F	Access : R/W
(309Fh)	-	7:4	Reserved.	
	TC_H2ST2[11:8]	3:0	See description of '309Eh'.	
50h	REG30A0	7:0	Default : 0xFF	Access : R/W
(30A0h)	TC_H2ST3[7:0]	7:0	3rd horizontal start of GPO2.	
50h	REG30A1	7:0	Default : 0x0F	Access : R/W
(30A1h)	- Mstar Co	17.4C	Reserved	
	TC_H2ST3[11:8] +     -	3:0	See description of '30A0h'.//	\ <u></u>
51h	REG30A2	7:0	Default : 0xFF	Access : R/W
(30A2h)	TC_H2END3[7:0] MA	30	3rd horizontal end of GPO2.	
51h	REG30A3	7:0	Default : 0x0F	Access : R/W
(30A3h)	-	7:4	Reserved.	
	TC_H2END3[11:8]	3:0	See description of '30A2h'.	
52h	REG30A4	7:0	Default : 0xFF	Access : R/W
(30A4h)	TC_H3ST2[7:0]	7:0	2nd horizontal start of GPO3	
52h	REG30A5	7:0	Default : 0x0F	Access : R/W
(30A5h)	-	7:4	Reserved.	
	TC_H3ST2[11:8]	3:0	See description of '30A4h'.	
53h	REG30A6	7:0	Default : 0xFF	Access : R/W
(30A6h)	TC_H3ST3[7:0]	7:0	3rd horizontal start of GPO3.	
53h	REG30A7	7:0	Default : 0x0F	Access : R/W
(30A7h)	-	7:4	Reserved.	
	TC_H3ST3[11:8]	3:0	See description of '30A6h'.	
54h	REG30A8	7:0	Default : 0xFF	Access : R/W
(30A8h)	TC_H3END3[7:0]	7:0	3rd horizontal end of GPO3.	
54h	REG30A9	7:0	Default : 0x0F	Access : R/W
(30A9h)	-	7:4	Reserved.	•

	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	TC_H3END3[11:8]	3:0	See description of '30A8h'.	
55h	REG30AA	7:0	Default : 0xFF	Access : R/W
(30AAh)	TC_H4ST2[7:0]	7:0	2nd horizontal start of GPO4	·
55h	REG30AB	7:0	Default : 0x0F	Access : R/W
(30ABh)	-	7:4	Reserved.	
	TC_H4ST2[11:8]	3:0	See description of '30AAh'.	
56h	REG30AC	7:0	Default : 0xFF	Access : R/W
(30ACh)	TC_H4ST3[7:0]	7:0	3rd horizontal start of GPO4	•
56h	REG30AD	7:0	Default : 0x0F	Access : R/W
(30ADh)	-	7:4	Reserved.	
	TC_H4ST3[11:8]	3:0	See description of '30ACh'.	
57h	REG30AE	7:0	Default : 0xFF	Access : R/W
(30AEh)	TC_H4END3[7:0] ar CC	77.00	3rd horizontal end of GPO4.	
(30AFh) _	REG30AFOr 之本十川元	7:0	Default: 0x0F左 7日 /	Access : R/W
	- 101 // 2/11	7:4	Reserved.	7 1-1
	TC_H4END3[11:8] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<b>U</b> 3e	See description of '30AEh'.	
58h	REG30B0	7:0	Default : 0xFF	Access : R/W
(30B0h)	TC_H5ST2[7:0]	7:0	2nd horizontal start of GPO5	
58h	REG30B1	7:0	Default : 0x0F	Access : R/W
(30B1h)	-	7:4	Reserved.	
	TC_H5ST2[11:8]	3:0	See description of '30B0h'.	
59h	REG30B2	7:0	Default : 0xFF	Access : R/W
(30B2h)	TC_H5ST3[7:0]	7:0	3rd horizontal start of GPO5	•
59h	REG30B3	7:0	Default : 0x0F	Access : R/W
(30B3h)	-	7:4	Reserved.	
	TC_H5ST3[11:8]	3:0	See description of '30B2h'.	
5Ah	REG30B4	7:0	Default : 0xFF	Access : R/W
(30B4h)	TC_H5END3[7:0]	7:0	3rd horizontal end of GPO5.	
5Ah	REG30B5	7:0	Default : 0x0F	Access : R/W
(30B5h)	-	7:4	Reserved.	
	TC_H5END3[11:8]	3:0	See description of '30B4h'.	
5Bh	REG30B6	7:0	Default : 0xFF	Access : R/W
(30B6h)	TC_H9ST2[7:0]	7:0	2nd horizontal start of GPO9	·

Index (Absolute)	Mnemonic	Bit	Description	
5Bh	REG30B7	7:0	Default : 0x0F	Access : R/W
30B7h)	-	7:4	Reserved.	1
	TC_H9ST2[11:8]	3:0	See description of '30B6h'.	
Ch	REG30B8	7:0	Default : 0xFF	Access : R/W
0B8h)	TC_H9ST3[7:0]	7:0	3rd horizontal start of GPO9.	1
Ch	REG30B9	7:0	Default : 0x0F	Access : R/W
0B9h)	-	7:4	Reserved.	
	TC_H9ST3[11:8]	3:0	See description of '30B8h'.	
)h	REG30BA	7:0	Default : 0xFF	Access : R/W
OBAh)	TC_H9END3[7:0]	7:0	3rd horizontal end of GPO9.	
)h	REG30BB	7:0	Default : 0x0F	Access : R/W
OBBh)	<b>BBh)</b> - 7:4 Reserved.			
	TC_H9END3[15:8]31 CC	13td C	See description of '30BAh'.	
Eh REG30BC 2 1 1 7 0 Default		Default: 0xFF/二〇日 //	Access : R/W	
0BCh)	TC_HAST2[7:0]	7:0	2nd horizontal start of GPOA	7 1-1
	REG30BDNternal L	<b>J 30</b>	Default : 0x0F	Access : R/W
OBDh)	-	7:4	Reserved.	
	TC_HAST2[11:8]	3:0	See description of '30BCh'.	
h	REG30BE	7:0	Default : 0xFF	Access : R/W
OBEh)	TC_HAST3[7:0]	7:0	3rd horizontal start of GPOA.	
h	REG30BF	7:0	Default : 0x0F	Access : R/W
OBFh)	-	7:4	Reserved.	
	TC_HAST3[11:8]	3:0	See description of '30BEh'.	
h	REG30C0	7:0	Default : 0xFF	Access : R/W
80C0h)	TC_HAEND3[7:0]	7:0	3rd horizontal end of GPOA.	
)h	REG30C1	7:0	Default : 0x0F	Access : R/W
0C1h)	-	7:4	Reserved.	
	TC_HAEND3[11:8]	3:0	See description of '30C0h'.	
h	REG30C2	7:0	Default : 0x00	Access: R/W
0C2h)	GPO7_FF_OEN	7	GPO7_FF output enable.	
	GPO6_FF_OEN	6	GPO6_FF output enable.	
	GPO5_FF_OEN	5	GPO5_FF output enable.	
	GPO4_FF_OEN	4	GPO4_FF output enable.	

Index (Absolute)	Mnemonic	Bit	Description	
	GPO3_FF_OEN	3	GPO3_FF output enable.	
	GPO2_FF_OEN	2	GPO2_FF output enable.	
	GPO1_FF_OEN	1	GPO1_FF output enable.	
	GPO0_FF_OEN	0	GPO0_FF output enable.	
61h	REG30C3	7:0	Default: 0x00	Access : R/W
(30C3h)	-	7:6	Reserved.	
	GPOD_FF_OEN	5	GPOD_FF output enable.	
	GPOC_FF_OEN	4	GPOC_FF output enable.	
	GPOB_FF_OEN	3	GPOB_FF output enable.	
	GPOA_FF_OEN	2	GPOA_FF output enable.	
	GPO9_FF_OEN	1	GPO9_FF output enable.	
	GPO8_FF_OEN	0	GPO8_FF output enable.	
62h	REG30C4VISTAT CC	Pido	Default :0x00	Access : R/W
(30C4h)	GPO_CS8_EN_	一月	GPO_CS8 enable (TE //	\ <u></u>
-	GPO_CS7_EN	12 MI	GPO_CS7 enable.	
	GPO_CS6_ENTERNA	Jse	GPO_CS6 enable.	
	GPO_CS5_EN	4	GPO_CS5 enable.	
	GPO_CS4_EN	3	GPO_CS4 enable.	
	GPO_CS3_EN	2	GPO_CS3 enable.	
	GPO_CS2_EN	1	GPO_CS2 enable.	
	GPO_CS1_EN	0	GPO_CS1 enable.	
62h	REG30C5	7:0	Default : 0x00	Access : R/W
(30C5h)	-	7:2	Reserved.	
	GPO_CS10_EN	1	GPO_CS10 enable.	
	GPO_CS9_EN	0	GPO_CS9 enable.	
63h	REG30C6	7:0	Default : 0x00	Access : R/W
(30C6h)	TCYCLE_ST_V[7:0]	7:0	Active cycle start vertical pos	ition.
63h	REG30C7	7:0	Default : 0x00	Access : R/W
(30C7h)	-	7:3	Reserved.	
	TCYCLE_ST_V[10:8]	2:0	See description of '30C6h'.	
64h	REG30C8	7:0	Default : 0x00	Access : R/W
(30C8h)	TBLANK_ST_V[7:0]	7:0	Blank cycle start vertical position.	
64h	REG30C9	7:0	Default : 0x00	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	TBLANK_ST_V[10:8]	2:0	See description of '30C8h'.	
65h	REG30CA	7:0	Default: 0x00	Access : R/W
(30CAh)	TOG_H[7:0]	7:0	Line increment start horizont	al position.
65h	REG30CB	7:0	Default: 0x00	Access : R/W
(30CBh)	-	7:4	Reserved.	
	TOG_H[11:8]	3:0	See description of '30CAh'.	
66h	REG30CC	7:0	Default : 0x00	Access : R/W
(30CCh)	TCYCLE_TOG_RATE[7:0]	7:0	Active cycle CS toggle rate.	
67h	REG30CE	7:0	Default : 0x00	Access : R/W
(30CEh)	TBLANK_LENGTH[7:0]	7:0	Blank cycle length.	
67h	REG30CF	7:0	Default: 0x00	Access : R/W
(30CFh)	- Mstar Co	<b>Intic</b>	Reserved	
TBLANK_LENGTH[8] +		See description of '30CEh'./	\ <u>=</u>	
/·	REG30D0	7:0	Default : 0x00	Access : R/W
	SET2_DELAY[3:0] MAIL	<b>J</b> 8 <del>C</del>	CS5, 6 to CS1, 2 line delay.	
	SET1_DELAY[3:0]	3:0	CS3, 4 to CS1, 2 line delay.	
68h	REG30D1	7:0	Default : 0x00	Access : R/W
(30D1h)	SET4_DELAY[3:0]	7:4	CS9, 10 to CS1, 2 line delay.	
	SET3_DELAY[3:0]	3:0	CS7, 8 to CS1, 2 line delay.	
69h	REG30D2	7:0	Default : 0x00	Access : R/W
(30D2h)	GPO_CS8_FF_OEN	7	GPO_CS8_FF output enable.	
	GPO_CS7_FF_OEN	6	GPO_CS7_FF output enable.	
	GPO_CS6_FF_OEN	5	GPO_CS6_FF output enable.	
	GPO_CS5_FF_OEN	4	GPO_CS5_FF output enable.	
	GPO_CS4_FF_OEN	3	GPO_CS4_FF output enable.	
	GPO_CS3_FF_OEN	2	GPO_CS3_FF output enable.	
	GPO_CS2_FF_OEN	1	GPO_CS2_FF output enable.	
	GPO_CS1_FF_OEN	0	GPO_CS1_FF output enable.	
69h	REG30D3	7:0	Default : 0x00	Access : R/W
(30D3h)	-	7:2	Reserved.	
	GPO_CS10_FF_OEN	1	GPO_CS10_FF output enable	•
	GPO_CS9_FF_OEN	0	GPO_CS9_FF output enable.	

Index	Mnemonic	Bit	Description	
(Absolute)				
6Ah	REG30D4	7:0	Default : 0xFF	Access : R/W
(30D4h)	TC_HBST2[7:0]	7:0	2nd horizontal start of GPOB	•
6Ah	REG30D5	7:0	Default : 0x0F	Access : R/W
(30D5h)	-	7:4	Reserved.	
	TC_HBST2[11:8]	3:0	See description of '30D4h'.	
6Bh	REG30D6	7:0	Default : 0xFF	Access: R/W
(30D6h)	TC_HBST3[7:0]	7:0	3rd horizontal start of GPOB.	
6Bh	REG30D7	7:0	Default : 0x0F	Access : R/W
(30D7h)	-	7:4	Reserved.	
	TC_HBST3[11:8]	3:0	See description of '30D6h'.	
6Ch	REG30D8	7:0	Default : 0xFF	Access : R/W
(30D8h)	TC_HBEND3[7:0]	7:0	3rd horizontal end of GPOB.	
6Ch	REG30D9/ISTAT CC	17tdC	Default :0x0F	Access : R/W
(30D9h)	for 突加。	7.4	Reserved. 八方 個 //	\ <u></u>
	TC_HBEND3[11:8]	3:0	See description of '30D8h'.	7 1
Dh	reg30danternal l	J26	Default 1,0x00	Access : R/W
30DAh)	GCOP	7	OP setting of GPOC.	
	GCTC	6	TC setting of GPOC.	
	GCES	5	ES setting of GPOC.	
	GCTS[1:0]	4:3	TS setting of GPOC.	
	GCCS[2:0]	2:0	CS setting of GPOC.	
5Dh	REG30DB	7:0	Default : 0x00	Access : R/W
(30DBh)	GDOP	7	OP setting of GPOD.	
	GDTC	6	TC setting of GPOD.	
	GDES	5	ES setting of GPOD.	
			TS setting of GPOD.	
	GDTS[1:0]	4:3	13 Setting of GPOD.	
	GDTS[1:0] GDCS[2:0]	4:3 2:0	CS setting of GPOD.	
iEh				Access : R/W
	GDCS[2:0]	2:0	CS setting of GPOD.	Access : R/W
	GDCS[2:0] REG30DC	2:0 <b>7:0</b>	CS setting of GPOD.  Default: 0x00	Access : R/W
6Eh (30DCh)	GDCS[2:0]  REG30DC  GPO7_N_1_SEL	2:0 <b>7:0</b> 7	CS setting of GPOD.  Default: 0x00  GPO7 n 1 select.	Access : R/W
	GDCS[2:0] <b>REG30DC</b> GPO7_N_1_SEL  GPO6_N_1_SEL	2:0 <b>7:0</b> 7 6	CS setting of GPOD.  Default: 0x00  GPO7 n 1 select.  GPO6 n 1 select.	Access : R/W

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	GPO2_N_1_SEL	2	GPO2 n 1 select.	
	GPO1_N_1_SEL	1	GPO1 n 1 select.	
	GPO0_N_1_SEL	0	GPO0 n 1 select.	
6Eh	REG30DD	7:0	Default : 0x00	Access : R/W
(30DDh)	-	7:6	Reserved.	
	GPOD_N_1_SEL	5	GPOd n 1 select.	
	GPOC_N_1_SEL	4	GPOc n 1 select.	
	GPOB_N_1_SEL	3	GPOb n 1 select.	
	GPOA_N_1_SEL	2	GPOa n 1 select.	
	GPO9_N_1_SEL	1	GPO9 n 1 select.	
	GPO8_N_1_SEL	0	GPO8 n 1 select.	
6Fh	REG30DE	7:0	Default : 0x00	Access : R/W
(30DEh)	GPO3_EN_3HV[1:0] r CC	17.6 C	GPO3 3hv enable.	
_	for 深圳市	鼎	Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	) 司
	GPO2_EN_3HY[1:0]nal l	Jšŧ	GPO2 3hy enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO1_EN_3HV[1:0]	3:2	GPO1 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO0_EN_3HV[1:0]	1:0	GPO0 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
6Fh	REG30DF	7:0	Default : 0x00	Access : R/W
(30DFh)	GPO7_EN_3HV[1:0]	7:6	GPO7 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO6_EN_3HV[1:0]	5:4	GPO6 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO5_EN_3HV[1:0]	3:2	GPO5 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO4_EN_3HV[1:0]	1:0	GPO4 3hv enable. Bit[0]:enable 2nd hv.	

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
			Bit[1]:enable 3rd hv.	
70h	REG30E0	7:0	Default : 0x00	Access : R/W
(30E0h)	GPOB_EN_3HV[1:0]	7:6	GPOB 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPOA_EN_3HV[1:0]	5:4	GPOA 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO9_EN_3HV[1:0]	3:2	GPO9 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPO8_EN_3HV[1:0]	1:0	GPO8 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
70h	REG30E1	7: <u>0</u>	Default : 0x00	Access : R/W
(30E1h)	- for 深圳F	了焊	Reserved.业有限么	(司)
	GPOD_EN_3HV[1:0] nal U	J\$2	GPOD 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
	GPOC_EN_3HV[1:0]	1:0	GPOC 3hv enable. Bit[0]:enable 2nd hv. Bit[1]:enable 3rd hv.	
71h	REG30E2	7:0	Default : 0x00	Access : R/W
(30E2h)	FRAME_TOG7_MD	7	GPO7 frame toggle mode ena	able.
	FRAME_TOG6_MD	6	GPO6 frame toggle mode ena	able.
	FRAME_TOG5_MD	5	GPO5 frame toggle mode ena	able.
	FRAME_TOG4_MD	4	GPO4 frame toggle mode ena	able.
	FRAME_TOG3_MD	3	GPO3 frame toggle mode ena	able.
	FRAME_TOG2_MD	2	GPO2 frame toggle mode ena	able.
	FRAME_TOG1_MD	1	GPO1 frame toggle mode ena	able.
	FRAME_TOG0_MD	0	GPO0 frame toggle mode ena	able.
71h	REG30E3	7:0	Default : 0x00	Access : R/W
(30E3h)	-	7:6	Reserved.	
	FRAME_TOGD_MD	5	GPOD frame toggle mode en	able.
	FRAME_TOGC_MD	4	GPOC frame toggle mode ena	able.

Index (Absolute)	Mnemonic	Bit	Description	
()	FRAME_TOGB_MD	3	GPOB frame toggle mode ena	able.
	FRAME_TOGA_MD	2	GPOA frame toggle mode ena	
	FRAME_TOG9_MD	1	GPO9 frame toggle mode ena	
	FRAME_TOG8_MD	0	GPO8 frame toggle mode ena	able.
72h	REG30E4	7:0	Default : 0x00	Access : R/W
(30E4h)	LINE_TOG7_MD	7	GPO7 line toggle mode enable.	
	LINE_TOG6_MD	6	GPO6 line toggle mode enabl	e.
	LINE_TOG5_MD	5	GPO5 line toggle mode enable.	
	LINE_TOG4_MD	4	GPO4 line toggle mode enable.	
	LINE_TOG3_MD	3	GPO3 line toggle mode enable.	
	LINE_TOG2_MD	2	GPO2 line toggle mode enabl	e.
	LINE_TOG1_MD	1	GPO1 line toggle mode enable. GPO0 line toggle mode enable.	
	LINE_TOGO_MOTAL CC	ntic		
72h	REG30E5 (字 十川 =	7:0	Default: 0x00台 7月 //	Access : R/W
(30E5h)		7:6	Reserved.	7 HJ
1	LINE_TOGD_MD=Ma	Jse	GPOD line toggle mode enab	le.
	LINE_TOGC_MD	4	GPOC line toggle mode enable.	
	LINE_TOGB_MD	3	GPOB line toggle mode enable.	
	LINE_TOGA_MD	2	GPOA line toggle mode enable.	
	LINE_TOG9_MD	1	GPO9 line toggle mode enabl	e.
	LINE_TOG8_MD	0	GPO8 line toggle mode enabl	e.
/3h	REG30E6	7:0	Default : 0x00	Access : R/W
(30E6h)	FIRST_2H7_MD	7	GPO7 first 2H mode enable.	
	FIRST_2H6_MD	6	GPO6 first 2H mode enable.	
	FIRST_2H5_MD	5	GPO5 first 2H mode enable.	
	FIRST_2H4_MD	4	GPO4 first 2H mode enable.	
	FIRST_2H3_MD	3	GPO3 first 2H mode enable.	
	FIRST_2H2_MD	2	GPO2 first 2H mode enable.	
	FIRST_2H1_MD	1	GPO1 first 2H mode enable.	
	FIRST_2H0_MD	0	GPO0 first 2H mode enable.	
73h	REG30E7	7:0	Default : 0x00	Access: R/W
(30E7h)	_	7:6	Reserved.	
•				

DISP_TC	Register (Bank = 30)				
Index (Absolute)	Mnemonic	Bit	Description		
	FIRST_2HC_MD	4	GPOC first 2H mode enable.		
	FIRST_2HB_MD	3	GPOB first 2H mode enable.		
	FIRST_2HA_MD	2	GPOA first 2H mode enable.		
	FIRST_2H9_MD	1	GPO9 first 2H mode enable.		
	FIRST_2H8_MD	0	GPO8 first 2H mode enable.		
74h	REG30E8	7:0	Default : 0x00	Access : R/W	
(30E8h)	GPO7_PUA	7	GPO7 pua.		
	GPO6_PUA	6	GPO6 pua.		
	GPO5_PUA	5	GPO5 pua.		
	GPO4_PUA	4	GPO4 pua.		
	GPO3_PUA	3	GPO3 pua.		
	GPO2_PUA	2	GPO2 pua.		
	GPO1_PUA/ISTAT CC	ntic	GPO1 pua.		
GPO0_PUA			GPDO pua、川/右限/	<b>)</b> 司	
74h	REG30E9	7:0	Default : 0x00	Access : R/W	
(30E9h)	<ul> <li>Internal \( \)</li> </ul>	3:6	Reserved./		
	GPOD_PUA	5	GPOD pua.		
	GPOC_PUA	4	GPOC pua.		
	GPOB_PUA	3	GPOB pua.		
	GPOA_PUA	2	GPOA pua.		
	GPO9_PUA	1	GPO9 pua.		
	GPO8_PUA	0	GPO8 pua.		
75h	REG30EA	7:0	Default : 0x00	Access : R/W	
(30EAh)	-	7:6	Reserved.		
	TCON_TYPE[2:0]	5:3	Tcon type. 0: Normal. 1: LTD.		
			2: GIP.		
	TCON_GRP2_CLK_GATE_EN	2	Enable gate of tcon group 2.		
	TCON_GRP1_CLK_GATE_EN	1	Enable gate of tcon group 1.		
	TCON_GRP0_CLK_GATE_EN	0	Enable gate of tcon group 0.	1	
76h	REG30EC	7:0	Default : 0x00	Access : R/W	
(30ECh)	GPO_STH_SEL3[1:0]	7:6	Gpo3 sth pulse width select.		

Index	Mnemonic	Bit	Description	
(Absolute)				
	GPO_STH_SEL2[1:0]	5:4	Gpo2 sth pulse width select.	
	GPO_STH_SEL1[1:0]	3:2	Gpo1 sth pulse width select.	
	GPO_STH_SEL0[1:0]	1:0	Gpo0 sth pulse width select. 00: 1T. 01: 1T negative sample. 10: 1.5T. 11: 1.5T negative sample.	
76h	REG30ED	7:0	Default : 0x00	Access: R/W
(30EDh)	GPO_STH_SEL7[1:0]	7:6	Gpo7 sth pulse width select.	
	GPO_STH_SEL6[1:0]	5:4	Gpo6 sth pulse width select.	
	GPO_STH_SEL5[1:0]	3:2	Gpo5 sth pulse width select.	
	GPO_STH_SEL4[1:0]	1:0	Gpo4 sth pulse width select.	
77h	REG30EE	7:0	Default: 0x00	Access : R/W
(30EEh)	GPO_STH_SELB[1:0]	7:6	Gpob sth pulse width select.	
(	GPO_STH_SELA[1:0]	5.4	Gpoa sth pulse width select.	/ 司
	GPO_STH_SEL9[1:0]	3:2	Gpo9 sth pulse width select.	
	GPO_STH_SEL8[1:0]	15e	Gpo8 sth pulse width select.	
77h	REG30EF	7:0	Default : 0x00	Access : R/W
(30EFh)	-	7:4	Reserved.	
	GPO_STH_SELD[1:0]	3:2	Gpod sth pulse width select.	
	GPO_STH_SELC[1:0]	1:0	Gpoc sth pulse width select.	
79h	REG30F2	7:0	Default : 0x00	Access: R/W
(30F2h)	G7AT	7	G7AT.	
	G6AT	6	G6AT.	
	G5AT	5	G5AT.	
	G4AT	4	G4AT.	
	G3AT	3	G3AT.	
	G2AT	2	G2AT.	
	G1AT	1	G1AT.	
	GOAT	0	G0AT.	
79h	REG30F3	7:0	Default : 0x00	Access : R/W
(30F3h)	-	7:6	Reserved.	
` *	GDAT	5	GDAT.	

DISP_TC	Register (Bank = 30)			
Index (Absolute)	Mnemonic	Bit	Description	
	GCAT	4	GCAT.	
	GBAT	3	GBAT.	
	GAAT	2	GAAT.	
	G9AT	1	G9AT.	
	G8AT	0	G8AT.	
7Ah	REG30F4	7:0	Default : 0x00	Access : R/W
(30F4h)	MINI_GPO_OEN[7:0]	7:0	GPO OEN of mini-LVDS.	
7Ah	REG30F5	7:0	Default : 0x00	Access : R/W
(30F5h)	MINI_GPO[7:0]	7:0	GPO of mini -LVDS.	
7Eh	REG30FC	7:0	Default : 0x00	Access : R/W
(30FCh)	TC_DUMMY0[7:0]	7:0	TCON dummy register 0.	
7Eh	REG30FD	7:0	Default : 0x00	Access : R/W
(30FDh)	TC_DUMMY0[15.8] CC	7.0 C	See description of '30FCh'.	
7Fh	REG30FEOT ②工士川市	7:0	Default: 0xFF右 7日 /	Access : R/W
(30FEh)	TC_DUMMY1[7:0]	7:0	TCON dummy register 1.	Z ⊢1
7Fh	REG30FF nternal	7:0-	Default \ 0xFF	Access : R/W
(30FFh)	TC_DUMMY1[15:8]	7:0	See description of '30FEh'.	

## LPLL\_REG Register (Bank = 31)

LPLL_REG	G Register (Bank = 31)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3100	7:0	Default : 0x00	Access : R/W
(3100h)	-	7:2	Reserved.	
	LPLL_INPUT_DIV_FIRST[1:0]	1:0	Input divider ratio control:. 00: /1. 01: /2. 10: /4. 11: /8.	
00h	REG3101	7:0	Default : 0x00	Access : R/W
(3101h)	LPLL_INPUT_DIV_SECOND[7:0]  Mstar Cor		Input divider ratio control: divide ratio=(1/N).  0: Divide 1 .  1: Divide 1.  2: Divide 2.  3: Divide 3.  4: Divide 4&.	
01h	REG3102Or 深圳市	7:0 Default : 0x03 Access : R/		Access : R/W
(3102h)	- Internal U LPLL_LOOP_DIV_FIRST[1:0]		Reserved.  Loop divider ratio control:.  00: /1.  01: /2.  10: /4.  11: /8.	
01h	REG3103	7:0	Default : 0x01	Access : R/W
(3103h)	LPLL_LOOP_DIV_SECOND[7:0]	7:0	Loop divider ratio control: divide ratio=(1/N).  Default ratio=8.  0: Divide 1 .  1: Divide 1.  2: Divide 2.  3: Divide 3.  4: Divide 4&.	
02h	REG3104	7:0	Default : 0x00	Access : R/W
(3104h)	-	7:3	Reserved.	
	LPLL_EN_DCCM	2	Enable duty cycle correction for	divider M, high active.
	LPLL_EN_DCCN	1	Enable duty cycle correction for	divider N, high active.
	LPLL_EN_MINILVDS	0	Enable mini-LVDS control, high	active.
02h	REG3105	7:0	Default : 0x22	Access : R/W

LPLL_REG Register (Bank = 31)					
Index (Absolute)	Mnemonic	Bit	Description		
	LPLL_DIVM_S[3:0]	7:4	Divider M ratio control. 0010: Div1. 0011: Div1p5. 0100: Div2. 0101: Div2p5. 0110: Div3. 0111: Div3p5. 1000: Div4. 1001: Div4p5. 1100: Div5. 1100: Div6. others: Power down.		
	Mstar Cor for 深圳市 Internal U	nfic 県	Divider N ratio control.  0010: Div1.  0011: Div1p5.  0100: Div2.  0101: Div2p5. / Div2.  0110: Div3.  0111: Div3p5.  1000: Div4.  1001: Div4p5.  1100: Div5.  1100: Div6.  others: Power down.		
03h	REG3106	7:0	Default : 0x23	Access : R/W	
(2424)	LPLL_MODE	7	LPLL_MDE. 0: Single mode. 1: Dual mode.	·	
	LPLL_TYPE	6	LPLL_TYPE. 0: LVDS mode. 1: RSDS mode.		
	LPLL_PD	5	Power down control to PLL (acti	ve high).	
	LPLL_RESET	4	Reset digital circuit in LPLL.		
	LPLL_VCO_OFFSET	3	Enable VCO free running (active	e low).	
	LPLL_ICTRL[2:0]	2:0	Charge pump current control re	gister.	
03h	-	7:0	Default : -	Access : -	
(3107h)	-	-	Reserved.		
04h	REG3108	7:0	Default : 0x00	Access : RO	

Index (Absolute)	Mnemonic	Bit	Description	
	-	7:2	Reserved.	
	HIGH_FLAG	1	Output flag for vco supply volta mass production).	ge too high (need monitor for
	LOCK	0	PLL LOCK Flag.	
05h	REG310A	7:0	Default : 0x22	Access : R/W
(310Ah)	PRD_LOCK_THRESH[3:0]	7:4	Prd lock thresh.	
	PRD_STABLE_THRESH[3:0]	3:0	Clock stable thresh.	
05h	REG310B	7:0	Default : 0x02	Access : R/W
(310Bh)	PHASE_LOCK_THRESH[7:0]	7:0	Phase lock thresh.	
06h	REG310C	7:0	Default : 0x00	Access : R/W
(310Ch)	LIMIT_D5D6D7[7:0]	7:0	Limit for clock freq correction m	odification.
06h	REG310D	7:0	Default : 0x00	Access : R/W
(310Dh)	LIMIT_D5D6D7[15:8] CO	7:0	See description of '310Ch'.	
07h	REG310E	7:0	Default: 0x00 / 7 / 7	Access : R/W
(310Eh)	LIMIT_D5D6D7[23:16]	7:0	See description of '310Ch'.	
	REG311 nternal U	7:0	Default: 0x00	Access : R/W
(3110h)	LIMIT_D5D6D7_RK[7:0]	7:0	Limit for phase correction modif	ication.
08h	REG3111	7:0	Default : 0x00	Access : R/W
(3111h)	LIMIT_D5D6D7_RK[15:8]	7:0	See description of '3110h'.	
09h	REG3112	7:0	Default : 0x00	Access : R/W
(3112h)	LIMIT_D5D6D7_RK[23:16]	7:0	See description of '3110h'.	
0Ah	REG3114	7:0	Default : 0x00	Access : R/W
(3114h)	LIMIT_LPLL_OFFSET[7:0]	7:0	Limit for LPLL phase offset.	
0Ah	REG3115	7:0	Default : 0x00	Access : R/W
(3115h)	LIMIT_LPLL_OFFSET[15:8]	7:0	See description of '3114h'.	
0Bh	REG3116	7:0	Default : 0x10	Access : R/W
(3116h)	P_GAIN_PRD[3:0]	7:4	P_gain for prd_lock, gain setting	g is same as i_gain_prd.
	I_GAIN_PRD[3:0]	3:0	I_gain for prd lock.	
			0: >> 5.	
			1: >> 4.	
			2: >> 3. 3: >> 2.	
			4: >> 1.	
			5: Same.	

Index	Mnemonic	Bit	Description	
(Absolute)				
			6: << 1.	
			7: << 2.	
			8: << 3.	
			9: << 4.	
			10: << 5. 11: << 6.	
			11. << 0. 12: << 7.	
			13: << 8.	
			14: << 9.	
			15: << 10.	
0Bh	REG3117	7:0	Default : 0x10	Access : R/W
(3117h)	P_GAIN_PHASE[3:0]	7:4	P_gain for phase lock, gain setting is same as i_gain_pro	
	I_GAIN_PHASE[3:0]	3:0	I_gain for phase lock, game set	ting is same as i_gain_prd.
0Ch	REG3118	7:0	Default: 0x00	Access : R/W
(3118h)	P_GAIN_PHASE_ZERO	7	Disable p_gain for lock phase.	
F	I_GAIN_PHASE_ZERO	6	Disable i gain for lock phase.	[ ]
	P_GAIN_PRD_ZERO	5	Disable p_gain for lock prd.	
	I_GAIN_PRD_ZERO I al U	S <sub>4</sub> E	Disable i_gain for lock prd.	
	FRAME_LPLL_EN	3	Frame LPLL enable.	
	-	2	Reserved.	
	FPLL_MODE[1:0]	1:0	FPLL Mode.	
			00: Lock phase mode.	
			01: Full mode.	
			10: Lock_prd_phase_mode.	
			11: Reduce_phase_mode.	1
0Ch	REG3119		Default : 0x00	Access : R/W
(3119h)	OVS_FRAME_DIV[3:0]	7:4	Output fame div for frame sync	
	IVS_FRAME_DIV[3:0]	3:0	Input frame div for frame sync.	T
0Dh	REG311A	7:0	Default : 0x00	Access : R/W
(311Ah)	-	7:4	Reserved.	
	FORCE_PHASE_CLOSE_DONE	3	S.W.	
			Force phase close done.	
	FORCE_PHASE_REDUCE_DONE	2	S.W.	
			Force phase reduce done.	
	FORCE_PRD_LOCK_DONE	1	S.W.	
			Force prd lock done.	

LPLL_REG	G Register (Bank = 31)			
Index (Absolute)	Mnemonic	Bit	Description	
	FORCE_PRD_STABLE	0	S.W. Force prd stable check ok.	
0Dh	REG311B	7:0	Default : 0x03	Access : R/W
(311Bh)	-	7:4	Reserved.	
	SSC_EN	3	SSC mode enable.	
	PRD_SEL_ORI_VS	2	Select ori ovs as lock prd reference.	
	NON_STABLE_EN	1	Frame PLL disable when non_st	able flag high.
	NO_SIGNAL_EN	0	Frame PLL disable when no_sig	nal flag high.
0Fh	REG311E	7:0	Default : 0x44	Access : R/W
(311Eh)	LPLL_SET[7:0]	7:0	PLL initial setting value.	
0Fh	REG311F	7:0	Default: 0x55	Access : R/W
(311Fh)	LPLL_SET[15:8]	7:0	See description of '311Eh'.	
10h	REG3120 Star Cor	7:0	Default : 0x22	Access: R/W
(3120h)	LPLL_SET[23:16];	7:0	See description of 311Eh.	
<b></b>	REG3122 /木上川门	7:0	Default : 0x00	Access : RO
(3122h)	PHASE_DIF[7:0]=rna	<b>7:0</b>	Phase dif value.	
11h	REG3123	7:0	Default : 0x00	Access : RO
(3123h)	PHASE_DIF[15:8]	7:0	See description of '3122h'.	
12h	REG3124	7:0	Default : 0x00	Access : RO
(3124h)	-	7:1	Reserved.	
	PHASE_UP	0	Ovs leading or lagging related to 0: Leading.	o ivs.
			1: Lagging.	
13h	REG3126	7:0	Default : 0x00	Access : RO
(3126h)	PRD_DIF[7:0]		Reference signal prd difference	
13h	REG3127		Default : 0x00	Access : RO
(3127h)	PRD_DIF[15:8]	7:0	See description of '3126h'.	
14h	REG3128	7:0	Default : 0x00	Access : RO
(3128h)	-	7:1	Reserved.	
	PRD_UP	0	Ovs prd related to ivs prd. 0: Faster. 1: Slower.	
16h ~ 16h	-	7:0	Default : -	Access : -
				ı

LPLL_REG	G Register (Bank = 31)			
Index (Absolute)	Mnemonic	Bit	Description	
17h	REG312E	7:0	Default : 0x20	Access : R/W
(312Eh)	LPLL_STEP[7:0]	7:0		-
17h	REG312F	7:0	Default : 0x00	Access : R/W
(312Fh)	-	7:2	Reserved.	•
	LPLL_STEP[9:8]	1:0	See description of '312Eh'.	
18h	REG3130	7:0	Default : 0x00	Access : R/W
(3130h)	LPLL_SPAN[7:0]	7:0	Output PLL spread spectrum sp	an.
18h REG3131		7:0	Default : 0x00	Access : R/W
(3131h)	-	7:6	Reserved.	
	LPLL_SPAN[13:8]	5:0	See description of '3130h'.	
19h	REG3132	7:0	Default : 0x00	Access : R/W
(3132h)	IDCLK_DIV[7:0] tar Cor	7:0	Input clock divider for prd sync.	
19h	REG3133	7:0	Default: 0x00 左 7日 //	Access : R/W
(3133h)	IDCLK_DIV[15:8]	7:0	See description of '3132h'.	, PJ
1Ah	REG3134nternal U	<b>3:0</b>	Default: 0x00	Access : R/W
(3134h)	IDCLK_DIV[23:16]	7:0	See description of '3132h'.	
1Bh	REG3136	7:0	Default : 0x00	Access : R/W
(3136h)	ODCLK_DIV[7:0]	7:0	Output dlock divider for prd syn	C.
1Bh	REG3137	7:0	Default : 0x00	Access : R/W
(3137h)	ODCLK_DIV[15:8]	7:0	See description of '3136h'.	I
1Ch	REG3138	7:0	Default : 0x00	Access : R/W
(3138h)	ODCLK_DIV[23:16]	7:0	See description of '3136h'.	T
1Dh	REG313A	7:0	Default : 0x00	Access : R/W
(313Ah)	DEC_V_LIMIT[7:0]	7:0		_
451			This setting is effective when re	
1Dh (313Bh)	REG313B		Default : 0x00	Access : R/W
(313011)	FIX_DEC_EN	7	Enable reduce phase error by re	educe v_total.
	PEC V LIMITE 10 01	6:3		
451	DEC_V_LIMIT[10:8]		See description of '313Ah'.	A
1Eh (313Ch)	REG313C		Default : 0x00	Access : R/W
	INC_V_LIMIT[7:0]	7:0	Reduce phase error by increasing v_total limit.	
1Eh	REG313D	<b>/:</b> 0	Default : 0x00	Access : R/W

LPLL_RE	G Register (Bank = 31)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	INC_V_LIMIT[10:8]	2:0	See description of '313Ch'.	
1Fh	REG313E	7:0	Default : 0x80	Access : R/W
(313Eh)	PHASE_CLOSE_PHASE[7:0]	7:0	Phase reduce done thresh.	
1Fh	REG313F	7:0	Default : 0x30	Access : R/W
(313Fh)	REDUCE_DONE_THRESH[3:0]	7:4	Phase close done thresh.	
	PHASE_CLOSE_PHASE[11:8]	3:0	See description of '313Eh'.	
20h	REG3140	7:0	Default : 0x52	Access : R/W
(3140h)	-	7	Reserved.	
	HIS_CNT_HIGH_THRESH[2:0]	6:4	History counter high thresh.	
	-	3	Reserved.	
	HIS_CNT_LOW_THRESH[2:0]	2:0	History counter low thresh.	
21h	REG3142VISTAR COR	7:0	Default : 0x00	Access : RO
(3142h)	IVS_PRD_VALUE[7:0] +	7:0	Ivs prd value. / 右限//	司
21h	REG3143	7:0	Default : 0x00	Access : RO
(3143h)	IVS_PRD_VALUE[15:8] a U	<b>3:0</b>	See description of '3142h'.	
22h	REG3144	7:0	Default : 0x00	Access : RO
(3144h)	IVS_PRD_VALUE[23:16]	7:0	See description of '3142h'.	,
23h	REG3146	7:0	Default : 0x00	Access : RO
(3146h)	OVS_PRD_VALUE[7:0]	7:0	Ovs prd value.	
23h	REG3147	7:0	Default : 0x00	Access : RO
(3147h)	OVS_PRD_VALUE[15:8]	7:0	See description of '3146h'.	,
24h	REG3148	7:0	Default : 0x00	Access : RO
(3148h)	OVS_PRD_VALUE[23:16]	7:0	See description of '3146h'.	
26h	REG314C	7:0	Default : 0x00	Access : RO
(314Ch)	FIX_V_TOTAL[7:0]	7:0	Reduce phase modify v_total va	alue.
26h	REG314D	7:0	Default : 0x00	Access : RO
(314Dh)	FIX_V_DEC	7	Reduce phase method. 0: Increasing v_total. 1: Decreasing v_total.	
	-	6:3	Reserved.	
	FIX_V_TOTAL[10:8]	2:0	See description of '314Ch'.	
27h	REG314E	7:0	Default : 0x00	Access : RO

LPLL_REG	G Register (Bank = 31)			
Index (Absolute)	Mnemonic	Bit	Description	
	FIX_H_TOTAL[7:0]	7:0	FIX_H_TOTAL value.	
27h	REG314F	7:0	Default : 0x00	Access : RO
(314Fh)	-	7:4	Reserved.	
	FIX_H_TOTAL[11:8]	3:0	See description of '314Eh'.	
28h	REG3150	7:0	Default : 0x00	Access : RO
(3150h)	PLL_SET_USING[7:0]	7:0	PII_set value for using.	
28h	REG3151	7:0	Default : 0x00	Access : RO
(3151h)	PLL_SET_USING[15:8]	7:0	See description of '3150h'.	
29h	REG3152	7:0	Default : 0x00	Access : RO
(3152h)	PLL_SET_USING[23:16]	7:0	See description of '3150h'.	
2Ah	REG3154	7:0	Default : 0x00	Access : RO
(3154h)	PHASE_REDUCE_DONE	7	Phase reduce done flag.	
	PRD_LOCK_DONEAR COR	161	Pro lock done flag.	
	IVS_PRD_STABLE 72 +    =	5	Idclk stable flag. 右 限 //	· 司
	OVS_PRD_STABLE	7	Odclk stable flag.	, <b>—</b> J
	<ul> <li>Internal U</li> </ul>	SE	Reserved. V	
	CS_STATE[2:0]	2:0	Frame PLL FSM state.	
			3'h0: free run.	
			3'h1: lock_freq.	
			3'h2: reduce_phase. 3'h3: wait phase_close.	
			3'h4: lock_phase.	
			others: Reserved.	
2Ah	REG3155	7:0	Default : 0x00	Access : RO
(3155h)	-	7:1	Reserved.	
	PHASE_LOCK_DONE	0	Phase lock done flag.	
40h	REG3180	7:0	Default : 0x00	Access : R/W
(3180h)	-	7:1	Reserved.	
	SC_SSC_EN	0	SSC Engine Enable 1: Enable.	
41h	REG3182	7:0	Default : 0x00	Access : R/W
(3182h)	SSC_SET[7:0]	7:0	Fine tune frequency as ddfs.	
			format: Xxx.xxxxxxx (3.7).	
			formula: Fout = fin/SSC_SET.	
			note: Write low byte first.	

LPLL_REG	G Register (Bank = 31)					
Index (Absolute)	Mnemonic	Bit	Description			
41h	REG3183	7:0	Default : 0x02	Access : R/W		
(3183h)	-	7:2	Reserved.			
	SSC_SET[9:8]	1:0	See description of '3182h'.			
42h	REG3184	7:0	Default : 0x00	Access : R/W		
(3184h)	SSC_STEP[7:0]	7:0	SSC step.			
43h	REG3186	7:0	Default : 0x00	Access : R/W		
(3186h)	SSC_SPAN[7:0]	7:0	SSC span.			
43h	REG3187	7:0	Default : 0x00	Access : R/W		
(3187h)	-	7:2	Reserved.			
	SSC_SPAN[9:8]	1:0	See description of '3186h'.			
44h	-	7:0	Default : -	Access : -		
(3188h)	-	-	Reserved.			
50h	REG31AOVISTAT COT	7:0	Default : 0x00	Access : R/W		
(31A0h)	AUPLL_PFOr 泛空刊声	7	Power down control to PLL (Active High).			
	AUPLL_PORST	7	Power on reset signal to discha	rge loop filter voltage (High		
	Internal U	SE	active).			
	AUPLL_RESET	5	Reset digital circuit flip flop.			
	AUPLL_VCO_OFFSET	4	Enable VCO free running; (activ	ve low).		
	-	3	Reserved.			
	AUPLL_RESETP	2	Reset post counter.			
	AUPLL_RESETF	1	Reset feedback counter.			
	AUPLL_RESETI	0	Reset input counter.			
50h	-	7:0	Default : -	Access : -		
(31A1h)	-	-	Reserved.			
51h	REG31A2	7:0	Default : 0x33	Access : R/W		
(31A2h)	AUPLL_FBDIV[3:0]	7:4	First feedback divider register c 0001:/17(NA); 0010:/2 0011:/3	, , , ,		
	AUPLL_DDIV[3:0]	3:0	First input divider register contr 0010:/2 0011:/3 & 1111:/15 (di	ol 0000:/16 (NA); 0001:/17(NA); ivide N).		
52h	REG31A4	7:0	Default : 0x10	Access : R/W		
(31A4h)	AUPLL_KM[3:0]	7:4	Second feedback divider register 0010:/4 0011:/8 & 0111:/128; &1111/256 (divide 2^N).			
	-	3:2	Reserved.			

LPLL_RE	G Register (Bank = 31)				
Index (Absolute)	Mnemonic	Bit	Description		
	AUPLL_KN[1:0]	1:0	Second input divider register co	ntrol 00:/1; 01:/2; 10:/4; 11:/4.	
52h	REG31A5	7:0	2:0 Default : 0x00 Access : R/W		
(31A5h)	-	7:4	Reserved.		
	AUPLL_KP[3:0]	3:0	Post divider register control 0000:/1; 0001:/2; 0010:/4 0011 & 0111:/128; 1000:/256; 1001/512; 1010:/1024; &1111/1024 (divide 2^N).		
53h	REG31A6	7:0	Default : 0x11	Access : R/W	
(31A6h)	-	7	Reserved.		
	AUPLL_RCTRL[2:0]	6:4	Loop Filter Resistor Setting; Def 001:26.4K; 010:29.7; &111:42.9	· ·	
	-	3	Reserved.		
	AUPLL_ICTRL[2:0]	2:0	Charge pump current control re	gister; Default=001,	
	Mstar Cor	nfi	ICP=1.29uA; 000:0.65uA; 010:1.935uA; 011:2.58uA;100:3.225uA;101:3.87uA;110:5.16uA;111:10.32uA		
54h	REG31A8 Cr 经制市	7:0	Default: 0x00 / Access : R/W		
(31A8h)	AUPLL_TEST[7:0]	7:0	Test mode configuration.	ר די	

Internal Use Only

## MOD Register (Bank = 32, Sub-Bank =00)

MOD Reg	ister (Bank = 32, Sub-Ba	nk =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
01h ~ 07h	-	7:0	Default : -	Access : -
(3203h ~ 320Fh)	-	-	Reserved.	
20h	REG3241	7:0	Default : 0x11	Access : R/W
(3241h)	CKG_DOT_MINI_PRE[3:0]	7:4	Clock gen register of clk_do Bit[0]: gating. Bit[1]: invert. Bit[3:2]: 00, clk_lpll_buf. 01, clk_fifo_clk_buf.	t_mini_pre.
	CKG_DOT_MINI[3:0]  Mstar Cor	3:0 <b>nfide</b>	Clock gen register of clk_do Bit[0]: gating. Bit[1]: invert. Bit[3:2]: 00, clk_lpll_buf. 01, clk_fifo_clk_buf.	t_mini.
21h	REG3242or 深圳市	7:0	Default : 0x00	Access : R/W
(3242h)	WD_DIV3[7:0]	7:0	Blank width/3 for TRD.	
21h	REG3243 NIEMAI U	<b>S 7</b> :0	Default : 0x00	Access : R/W
(3243h)	EN_FMT_TRD	7	Enable TRD format output.	
	REF_SEL	6	Sync reference signal select	0:/3 1:org.
	-	5:2	Reserved.	
	WD_DIV3[9:8]	1:0	See description of '3242h'.	T
22h	REG3244	7:0	Default : 0x00	Access : R/W
(3244h)	HBK[7:0]	7:0	H blank width for TRD.	1
22h	REG3245	7:0	Default : 0x00	Access : R/W
(3245h)	-	7:2	Reserved.	
	HBK[9:8]	1:0	See description of '3244h'.	1
23h	REG3246	7:0	Default : 0x00	Access : R/W
(3246h)	-	7:4	Reserved.	
	OUTPUT_CONF_51_48[3:0]	3:0	Output configure for 18-pair output. 00: TTL. 01: LVDS/RSDS/mini-LVDS data differential pair. 10: Mini-LVDS clock output. 11: RSDS clock output.	
23h	REG3247	7:0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)				
	GCR_CH14_19_RSCK_SKEWEN	7	Enable RSDS clock output s	kew adjust for ch14_19.
	GCR_CH14_19_RSCK_SKEW[1:0]	6:5	RSDS clock output skew adjenabled. 00: 0.09ns. 01: 0.27ns. 10: 0.45ns. 11: 0.63ns.	iust for ch14_19 when
	GCR_CH20_25_RSCK_SKEWEN	4	Enable RSDS clock output s	kew adjust for ch20_25.
	GCR_CH20_25_RSCK_SKEW[1:0]  - Mstar Con	3:2	RSDS clock output skew adjenabled. 00: 0.09ns. 01: 0.27ns. 10: 0.45ns. 11: 0.63ns. Reserved.	iust for ch20_25 when
24h REG3248 0 下		7.0	Default : 0x00	Access : R/W
(3248h)	EXT_DATA_EN_51_36[7:0]	7:0	EXT_DATA_EN[51: 36].	<del>,</del> J
	REG3249 Nternal US	<b>2</b> 0	Default : 0x00	Access : R/W
(3249h)	EXT_DATA_EN_51_36[15:8]	7:0	See description of '3248h'.	
25h	REG324A	7:0	Default : 0x00	Access : R/W
(324Ah)	GPO_SEL_51_36[7:0]	7:0	REG_GPO_SEL[51:36].	
25h	REG324B	7:0	Default : 0x00	Access : R/W
(324Bh)	GPO_SEL_51_36[15:8]	7:0	See description of '324Ah'.	
26h	REG324C	7:0	Default : 0x00	Access : R/W
(324Ch)	GPO_DATAIN_51_36[7:0]	7:0	REG_GPO_DATAIN[51:36].	
26h	REG324D	7:0	Default : 0x00	Access : R/W
(324Dh)	GPO_DATAIN_51_36[15:8]	7:0	See description of '324Ch'.	
27h	REG324E	7:0	Default : 0x00	Access : R/W
(324Eh)	GPO_OEZ_51_36[7:0]	7:0	REG_GPO_OEZ[51:36].	
27h	REG324F	7:0	Default : 0x00	Access : R/W
(324Fh)	GPO_OEZ_51_36[15:8]	7:0	See description of '324Eh'.	
28h	REG3250	7:0	Default : 0x00	Access : RO
(3250h)	MOD_GPI_51_36[7:0]	7:0	General purpose input.	
28h	REG3251	7:0	Default : 0x00	Access : RO
(3251h)	MOD_GPI_51_36[15:8]	7:0	See description of '3250h'.	

Index	Mnemonic	Bit	Description	
(Absolute)				
30h	REG3260	7:0	Default: 0x01	Access : R/W
(3260h)	DLY_VS_REF[7:0]	7:0	Dly value set for mft vsy	nc reference to tcon
30h	REG3261	7:0	Default : 0x00	Access : R/W
(3261h)	-	7:4	Reserved.	
	DLY_VS_REF[11:8]	3:0	See description of '3260l	h'.
31h	REG3262	7:0	Default: 0x01	Access : R/W
(3262h)	DLY_HS_REF[7:0]	7:0	Dly value set for mft hsy	nc reference to tcon
31h	REG3263	7:0	Default : 0x00	Access : R/W
3263h)	-	7:4	Reserved.	
	DLY_HS_REF[11:8]	3:0	See description of '3262h	h'.
32h	REG3264	7:0	Default : 0x00	Access : R/W
3264h)	-	7:2	Reserved.	<u>.</u>
	MINI_CLK_GATE_ENT CO	nfide	Gate mini fifo clk enable	
	MOD_CLK_GATE_EN +     =	<b>= 10  £</b>	Gate mod clk enable.	ハヨ
37h	REG326E	7:0	Default : 0x00	Access : R/W
	GCR_TST_VDB[1:0] \	<b>\$</b> 76	Tst vdb/	
	GCR_CLK_VDB	5	Clk vdb.	
	GCR_PRE_TCTRL	4	Pre ctrl.	
	-	3:0	Reserved.	
37h	REG326F	7:0	Default : 0x01	Access : R/W
326Fh)	-	7:2	Reserved.	<u> </u>
	GCR_EN_RINT	1	Enable rint.	
	GCR_PD_VDB	0	Opd vdb.	
88h	REG3270	7:0	Default : 0x00	Access : R/W
3270h)	TTL_TEST_DATA[7:0]	7:0	Test data for all ttl pin.	1
88h	REG3271	7:0	Default : 0x00	Access : R/W
3271h)	TTL_TEST_DATA[15:8]	7:0	See description of '3270h	h'.
9h	REG3272	7:0	Default : 0x00	Access : R/W
3272h)	TTL_TEST_DATA[23:16]	7:0	See description of '3270h	<del>-</del>
9h	REG3273	7:0	Default : 0x00	Access : R/W
3273h)	TTL_TEST_DATA[31:24]	7:0	See description of '3270h	<del>-</del>
BAh	REG3274	7:0	Default : 0x00	Access : R/W
(3274h)	-	7:6	Reserved.	

MOD Reg	ister (Bank = 32, Sub-Ba	nk =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
	TTL_TEST_EN	5	Enable ttl pin test.	
	TTL_TEST_CTRL	4	Test ctrl by registers.	
	TTL_TEST_DATA[35:32]	3:0	See description of '3270h'.	
40h	REG3280	7:0	Default : 0x08	Access : R/W
(3280h)	LVDS_OSD_A	7	Lvds osd enable for Channe	I A.
	CH_SWAP	6	Channel swapping.	
	CH_POLARITY	5	Channel polarity.	
	LVDS_PLASMA_A	4	LVDS_PLASMA for Channel	A.
	PDP_10BIT	3	PDP_10BIT.	
	LVDS_TI	2	LVDS_TI.	
	-	1	Reserved.	
	CLKB	0	CLKB.	
40h REG3281 Star Contro Default: 0x00		Default : 0x00	Access : R/W	
(3281h)	ECLKDLYSEL[3:0] 77 +    =	<b>1</b> 34	ECLKOLYSEL.右限ル	司
	CLKDLYSEL[3:0]	3:0	Clock delay.	, HJ
41h	<ul> <li>Internal Us</li> </ul>	\$ <i>7</i> :0(	Default : -	Access : -
(3282h)	-	-	Reserved.	
41h	REG3283	7:0	Default : 0x00	Access : R/W
(3283h)	PDP_MASK_EN_A	7	PDP_MASK_EN DE channel	A.
	PDP_MASK_SET_A	6	PDP_MASK_SET DE channel	l A.
	PDP_CH3_EN_A	5	PDP_CH3_EN channel A.	
	PDP_CH3_SET_A	4	PDP_CH3_SET channel A.	
	PDP_CH4_EN_A	3	PDP_CH4_EN channel A.	
	PDP_CH4_SET_A	2	PDP_CH4_SET for channel A	٨.
	SKEW[1:0]	1:0	ODD Red TTL data SKEW.	
42h	REG3284	7:0	Default : 0x00	Access : R/W
(3284h)	SHIFT_LVDS_PAIR[1:0]	7:6	Shift lvds pair 1 pair space.	
	PDP_10BIT_MOR[1:0]	5:4	Mode pdp 10bit mode.	
	-	3	Reserved.	
	EN_VS_ON_OSD	2	Vsync on osd enable.	
	PAIR_SWAP_MOR[1:0]	1:0	More pair swap.	
42h	REG3285	7:0	Default : 0x10	Access : R/W
(3285h)	OSD_DE_INV	7	Inverse OSD DE.	

Index (Absolute)	Mnemonic	Bit	Description		
	OSD_ON_DE_B	6	PDP osd de on DE channel	В.	
	OSD_ON_DE_A	5	PDP osd de on DE channel	A.	
	SW_RST	4	Software reset.		
	LVDS_OSD_B	3	Lvds osd enable for Channe	el B.	
	LVDS_PLASMA_B	2	LVDS_PLASMA for Channel	B.	
	EN_TEST_LVDS	1	Enable test path to lvds ou	tput.	
	EN_MORE_PAIR_SWAP	0	Enable more pair swap.		
43h	REG3286	7:0	Default : 0xC6	Access : R/W	
(3286h)	LVDS_CLOCK_PHASE[6:0]	7:1	Clock phase could be set b	y register.	
	-	0	Reserved.		
43h	REG3287	7:0	Default: 0x00	Access : R/W	
(3287h)	PDP_MASK_EN_B	7	PDP_MASK_EN DE channel	В.	
	PDP_MASK_SET_BAT CON	ITIGE	PDP_MASK_SET DE channe	el B.	
	PDP_CH3FEN_B \\ \frac{1}{12} + \  \frac{1}{13}	野禾	PDP_CH3_EN channel B.		
	PDP_CH3_SET_B	7141	PDP_CH3_SET channel B.	ל הן	
	PDP_CH4_EN_ECTNAL US	se (	PDP_CH4_EN channel B.		
	PDP_CH4_SET_B	2	PDP_CH4_SET for channel	В.	
	-	1:0	Reserved.		
44h	REG3288	7:0	Default: 0x00	Access : R/W	
(3288h)	SKEW_OTHER[7:0]	7:0	Ttl skew for others.		
			[1:0]: ODD Green.		
			[3:2]: ODD Blue. [5:4]: EVEN Red.		
			[7:6]: EVEN Green.		
			[9:8]: EVEN Blue.		
44h	REG3289	7:0	Default : 0x00	Access : R/W	
(3289h)	-	7:2	Reserved.		
	SKEW_OTHER[9:8]	1:0	See description of '3288h'.		
45h	REG328A	7:0	Default : 0x3F	Access : R/W	
(328Ah)	BOUND_RSDS	7	Bond RSDS.		
	-	6	Reserved.		
	LVDS_LA_OEZ	5	LVDS_LA_OEZ.		
	LVDS_LB_OEZ	4	LVDS_LB_OEZ.		

Index (Absolute)	Mnemonic	Bit	Description	
	DE_OEZ	2	TTL-DE_OEZ.	
	HS_OEZ	1	TTL-HS_OEZ.	
	VS_OEZ	0	TTL-VS_OEZ.	
15h	REG328B	7:0	Default: 0x00	Access : R/W
328Bh)	-	7:2	Reserved.	
	BOUNDING	1	Bonding.	
	BOUND_MINI	0	Bond mini.	
l6h	REG328C	7:0	Default: 0x00	Access : R/W
(328Ch)	EXT_DATA_EN[7:0]	7:0	EXT_DATA_EN[31:0].	
16h	REG328D	7:0	Default : 0x00	Access : R/W
(328Dh)	EXT_DATA_EN[15:8]	7:0	See description of '328Ch'.	
47h	REG328E	7:0	Default: 0x00	Access : R/W
328Eh)	EXT_DATA_EN[23:16] COI		See description of '328Ch'.	
(220EL)	REG328FOT 经上川主	7:0	Default: 0x00	Access : R/W
328Fh)	EXT_DATA_EN[31:24]	7:0	See description of '328Ch'.	, PJ
8h	<ul> <li>Internal U</li> </ul>	<b>\$2</b> 0(	Default : -	Access : -
3291h)	-	-	Reserved.	
9h	REG3292	7:0	Default : 0x00	Access : R/W
3292h)	MLX_METHOD[1:0]	7:6	Output format selection. 10: 8-bit. 01: 6-bit. Other: 10-bit.	
	ERGX	5	Even channel red and gree	n channel swap.
	EGBX	4	Even channel green and bl	ue channel swap.
	ORGX	3	Odd channel red and greer	channel swap.
	OGBX	2	Odd channel green and blu	e channel swap.
	FRONT_BACK	1	FRONT_BACK.	
	INTERLACE_OUT	0	Interlace output.	
9h	REG3293	7:0	Default : 0x00	Access : R/W
3293h)	GATE_DE	7	Output de gating.	
	EMLX	6	Even LSB and MSB swappir	ng.
	ERBX	5	Even channel red and blue	channel swap.
	OMLX	4	Odd LSB and MSB swappin	

MOD Reg	jister (Bank = 32, Sub-Ba	nk =0	00)	
Index (Absolute)	Mnemonic	Bit	Description	
	ORBX	3	Odd channel red and blue of	channel swap.
	OBN	2	Reserved.	
	WDG	1	Blanking time data become	all 1.
	REVL	0	Reverse output pix.	
4Ah	REG3294	7:0	Default: 0x00	Access : R/W
(3294h)	SVM_HALF_STEP	7	SVM half step.	
	TTL_LVDS	6	TTL dual clock output.	
	CLKB_TC_REG	5	GPOA clock gating.	
	CLK_INVERT	4	Output clock invert.	
	VS_INVERT	3	Output Vsync invert.	
	DE_INVERT	2	Output DE invert.	
	DUALMODE	1	Dual channel selection.	
	ABSWITCH/ISTAT COT	Itide	Odd -even channel switch.	
(3295h)	REG3295 AUTOVS_EARLY	7:0	Auto Vsync early DE.	Access : R/W
	INTER_HSNTernal U	se (	Interlace Hsync.	
	INTERLACE_HS_GATE	5	Interlace Hsync gate.	
	HS_INVERT	4	Hsync invert.	
	HS_REMO	3	GPO or original Hsync selec	tion.
	ОСР	2	TC clock invert.	
	ECP	1	TC clock invert.	
	PUA	0	GPO gating.	
4Bh	REG3296	7:0	Default : 0x00	Access : R/W
(3296h)	-	7:3	Reserved.	
	MASK_TTL_DUAL	2	Mask dual channel de outpu	ut.
	TI_BITMODE[1:0]	1:0	TI bitmode. 0x: 10-bit. 10: 8-bit. 11: 6-bit.	
4Ch	REG3298	7:0	Default : 0x00	Access : R/W
(3298h)	-	7:3	Reserved.	,
	CHANNEL_SEL[2:0]	2:0	CRC testing channel selection	on.
4Dh	REG329A	7:0	Default : 0x00	Access : R/W

MOD Reg	ister (Bank = 32, Sub-Ba	nk =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
	GPO_SEL[7:0]	7:0	General purpose output[31:	0].
4Dh	REG329B	7:0	Default : 0x00	Access : R/W
(329Bh)	GPO_SEL[15:8]	7:0	See description of '329Ah'.	
4Eh	REG329C	7:0	Default : 0x00	Access : R/W
(329Ch)	GPO_SEL[23:16]	7:0	See description of '329Ah'.	
4Eh	REG329D	7:0	Default : 0x00	Access : R/W
(329Dh)	GPO_SEL[31:24]	7:0	See description of '329Ah'.	
4Fh	REG329E	7:0	Default : 0x00	Access : R/W
(329Eh)	GPO_DATAIN[7:0]	7:0	General purpose datain[31:	0].
4Fh	REG329F	7:0	Default : 0x00	Access : R/W
(329Fh)	GPO_DATAIN[15:8]	7:0	See description of '329Eh'.	
50h	REG32A0	7:0	Default : 0x00	Access : R/W
(32A0h)	GPO_DATAIN[23:16] CON	T 15:0 (	See description of '329Eh'.	
50h	REG32Ator 空圳市	7:0	Default 0x00 (日 //	Access : R/W
(32A1h)	GPO_DATAIN[31:24]	7:0	See description of '329Eh'.	( P)
51h	REG32A2nternal Us	\$ <i>7</i> :0(	Default : 0x00	Access : R/W
(32A2h)	GPO_OEZ[7:0]	7:0	General purpose pad directi	on.
			0: Output.	
P4L	DEC2343	7.0	1: Input.	A P /W
51h (32A3h)	REG32A3	7:0	Default : 0x00	Access : R/W
<u> </u>	GPO_OEZ[15:8]	7:0	See description of '32A2h'.	A
52h (32A4h)	REG32A4	7:0	Default : 0x00	Access : R/W
	GPO_OEZ[23:16]	7:0	See description of '32A2h'.	A D //W
52h (32A5h)	REG32A5	7:0	Default : 0x00	Access : R/W
	GPO_OEZ[31:24]	7:0	See description of '32A2h'.	A P /W/
53h (32A6h)	REG32A6	7:0	Default : 0x00	Access : R/W
(	DICABLE BOND DUC	7:1	Reserved.	1 (DUC DDD output mode)
	DISABLE_BOND_DHC	0	disable.	1 (DHC_DDR output mode)
			This bit is valid when IC bo	nd for DHC.
			When BOND_DHC is true, t	his bit must be set to 0 to
			change REG_DHC_MODE.	1
53h	REG32A7	7:0	Default : 0x00	Access : R/W
(32A7h)	VBI_EN	7	Vbi information on lvds ena	ble.

MOD Reg	ister (Bank = 32, Sub-Ba	nk =0	0)			
Index (Absolute)	Mnemonic	Bit	Description			
	-	6:0	Reserved.			
54h ~ 54h	-	7:0	Default : -	Access : -		
(32A8h ~ 32A9h)	-	-	Reserved.			
55h	REG32AA	7:0	Default : 0x00	Access : RO		
(32AAh)	MOD_GPI[7:0]	7:0	General purpose input.			
55h	REG32AB	7:0	Default : 0x00	Access : RO		
(32ABh)	MOD_GPI[15:8]	7:0	See description of '32AAh'.			
56h	REG32AC	7:0	Default : 0x00	Access : RO		
(32ACh)	MOD_GPI[23:16]	7:0	See description of '32AAh'.			
56h	REG32AD	7:0	Default : 0x00	Access : RO		
(32ADh)	MOD_GPI[31:24]	7:0	See description of '32AAh'.			
57h	REG32AEVstar Cor	f7:96	Default: 0x00	Access : R/W		
(32AEh)	ATCON_OEN[7:0]	7:0	ATCON output enable.			
57h	REG32AFOT 沐圳巾	77:0	Default: 0x00	Access : R/W		
(32AFh)	- Internal Led (Reserved.					
	ATCON_OEN[14:8]	6:0	See description of '32AEh'.			
58h	REG32B0	7:0	Default : 0x00	Access : R/W		
(32B0h)	DTCON_OEN[7:0]	7:0	DTCON output enable.			
58h	REG32B1	7:0	Default : 0x00	Access : R/W		
(32B1h)	-	7:2	Reserved.			
	DTCON_OEN[9:8]	1:0	See description of '32B0h'.			
59h	REG32B2	7:0	Default : 0x00	Access : R/W		
(32B2h)	ATCON_SEL[3:0]	7:4	Selection ATCON pad.			
	DTCON_SEL[3:0]	3:0	Selection DTCON pad.			
59h	REG32B3	7:0	Default : 0x30	Access : R/W		
(32B3h)	DHC_MODE_0	7	DHC mode selection.			
	DHC_MODE_1	6	DHC mode selection.			
	AHSYNC_OEN	5	Oen for ahsync.			
	AVSYNC_OEN	4	Oen for avsync.			
	PWM_SEL[3:0]	3:0	Selection PWM pad.			
5Ah	REG32B4	7:0	Default : 0x30	Access : R/W		
(32B4h)	SWAP_CHANNEL_R	7	Mini-LVDS settings.			

MOD Reg	jister (Bank = 32, Sub-B	ank =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
	SWAP_CHANNEL_L	6	Mini-LVDS settings.	
	SWAP_PN_R	5	Mini-LVDS settings.	
	SWAP_PN_L	4	Mini-LVDS settings.	
	SWAP_ML_R	3	Mini-LVDS settings.	
	SWAP_ML_L	2	Mini-LVDS settings.	
	-	1:0	Reserved.	
5Ah	REG32B5	7:0	Default : 0x01	Access : R/W
(32B5h)	-	7:5	Reserved.	
	SWAP_RL	4	Mini-LVDS settings.	
	ENDDATA	3	Mini-LVDS settings.	
	TP_MOD	2	Mini-LVDS settings.	
	-	1	Reserved.	
	SOFT_RSTZ Star CO	ntide	Mini-LVDS settings.	
5Bh	REG32B6 (	7:0	Default   0x00	Access : R/W
(32B6h)	SWAP_ORDER_L[5:0]	7:2 Mini-LVDS settings.		<del>7 1-1</del>
	<ul> <li>Internal L</li> </ul>	<b>S£</b> 0(	Reserved.	
5Bh	REG32B7	7:0	Default : 0x00	Access : R/W
(32B7h)	SWAP_ORDER_R[5:0]	7:2	Mini-LVDS settings.	
	-	1:0	Reserved.	
5Ch	REG32B8	7:0	Default : 0x00	Access : R/W
(32B8h)	-	7:5	Reserved.	
	CKDATA_ASSIGN[2:0]	4:2	Mini-LVDS settings.	
	-	1:0	Reserved.	
5Ch	REG32B9	7:0	Default : 0x1C	Access : R/W
(32B9h)	MOD_MINI[2:0]	7:5	Mini-LVDS settings.	
	DELAY_PROG[2:0]	4:2	Mini-LVDS settings.	
	-	1:0	Reserved.	
5Dh	REG32BA	7:0	Default : 0x00	Access : R/W
(32BAh)	LVD1_CHASSIGN[2:0]	7:5	Mini-LVDS settings.	•
	LVD2_CHASSIGN[2:0]	4:2	Mini-LVDS settings.	
	-	1:0	Reserved.	
5Dh	REG32BB	7:0	Default : 0x00	Access : R/W
(32BBh)	-	7:3	Reserved.	•

Index	Mnemonic	Bit	Description	
(Absolute)				
	LVD0_CHASSIGN[2:0]	2:0	Mini-LVDS settings.	
Eh	REG32BC	7:0	Default : 0x00	Access : R/W
32BCh)	LVD4_CHASSIGN[2:0]	7:5	Mini-LVDS settings.	
	LVD5_CHASSIGN[2:0]	4:2	Mini-LVDS settings.	
	DELY_EN_INV	1	Mini-LVDS settings.	
	-	0	Reserved.	
Eh	REG32BD	7:0	Default : 0x00	Access : R/W
32BDh)	-	7:3	Reserved.	
	LVD3_CHASSIGN[2:0]	2:0	Mini-LVDS settings.	,
Fh	REG32BE	7:0	Default : 0x18	Access : R/W
32BEh)	TP1RISE_CNT[7:0]	7:0	Mini-LVDS settings.	
50h	REG32C0	7:0	Default : 0xFF	Access : R/W
32C0h)	EN_MINI_RSTS_[7:0] CON	11/20	Enable miniLVDS rst on data of channel L.	
0h	REG32Cfor 泛型 十川 古	7:0	Default OxFE RE //	Access : R/W
32C1h)	EN_MINI_RST_R[7:0]	7:0	Enable miniLVDS rst on data	of channel R.
6Ah ~ 6Ah	<ul> <li>Internal Us</li> </ul>	<b>\$ 2</b> 0 (	Default : -	Access : -
32D4h ~	-	-	Reserved.	
2D5h)				
3h 2D6h)	REG32D6	7:0	Default : 0x00	Access : R/W
) Z D U II )	-	7:6	Reserved.	
	LVD6_CHASSIGN[2:0]	5:3	Minilvds pair 6 assign.	
	LVD7_CHASSIGN[2:0]	2:0	Minilvds pair 7 assign.	
iBh 32D7h)	REG32D7	7:0	Default : 0x00	Access : R/W
320711)	LG_MINI_10BIT	7	Special 10 bit mini-LVDS mo	de enable.
	-	6:4	Reserved.	
	SWAP_ORDER_UR[1:0]	3:2	Swap upper 2 bit of right.	
	SWAP_ORDER_UL[1:0]	1:0	Swap upper 2 bit or left.	
Ch	REG32D9	7:0	Default : 0x00	Access : R/W
32D9h)	TTL_10BIT	7	To support 10bit TTL output	panel.
	-	6:0	Reserved.	T
5Dh	REG32DA	7:0	Default : 0x00	Access : R/W
(32DAh)	OUTPUT_CONF[7:0]	7:0	Output configure for 18-pair 00: TTL.	output.

MOD Reg	ister (Bank = 32, Sub-Bar	1k =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
			01: LVDS/RSDS/mini-LVDS of 10: Mini-LVDS clock output. 11: RSDS clock output.	•
6Dh	REG32DB	7:0	Default : 0x00	Access : R/W
(32DBh)	OUTPUT_CONF[15:8]	7:0	See description of '32DAh'.	
6Eh	REG32DC	7:0	Default : 0x00	Access : R/W
(32DCh)	OUTPUT_CONF[23:16]	7:0	See description of '32DAh'.	<del>-</del>
6Eh	REG32DD	7:0	Default : 0x00	Access : R/W
(32DDh)	OUTPUT_CONF[31:24]	7:0	See description of '32DAh'.	<del>-</del>
6Fh	REG32DE	7:0	Default : 0x00	Access : R/W
(32DEh)	OUTPUT_CONF[39:32]	7:0	See description of '32DAh'.	
6Fh	REG32DF	7:0	Default : 0x00	Access : R/W
(32DFh)	OUTPUT_CONF[47:40]	f 7:0	See description of '32DAh'.	<b>.</b>
71h	REG32E2	7:0	Default : 0x00	Access : R/W
(32E2h)	GCR_PE_EN_CH[7:0]	77:0	Differential output pre-empl	nasis enable for channel
	Internal Us	<del>se (</del>	[17:0].	T
71h	REG32E3	7:0	Default : 0x00	Access : R/W
(32E3h)	GCR_PE_EN_CH[15:8]	7:0	See description of '32E2h'.	T
72h	REG32E4	7:0	Default : 0x00	Access : R/W
(32E4h)	GCR_PE_EN_CH[23:16]	7:0	See description of '32E2h'.	T
72h	REG32E5	7:0	Default : 0x00	Access : R/W
(32E5h)	-	7:2	Reserved.	
	GCR_PE_EN_CH[25:24]	1:0	See description of '32E2h'.	T
73h	REG32E6	7:0	Default : 0x00	Access : R/W
(32E6h)	GCR_DS_POL_CH[7:0]	7:0	Differential output polarity s	wap for channel [25:0].
73h	REG32E7	7:0	Default : 0x00	Access : R/W
(32E7h)	GCR_DS_POL_CH[15:8]	7:0	See description of '32E6h'.	T
74h	REG32E8	7:0	Default : 0x00	Access : R/W
(32E8h)	GCR_DS_POL_CH[23:16]	7:0	See description of '32E6h'.	T
74h	REG32E9	7:0	Default : 0x00	Access : R/W
(32E9h)	-	7:2	Reserved.	
	GCR_DS_POL_CH[25:24]	1:0	See description of '32E6h'.	
75h	REG32EA	7:0	Default: 0x00	Access : R/W

MOD Reg	gister (Bank = 32, Sub-Ba	nk =0	00)	
Index (Absolute)	Mnemonic	Bit	Description	
	GCR_DTG_RETIME_CH[7:0]	7:0	Enable channel [25:0] DTG in MOD for GPO in RSDS m	input retimed by RSDS clock ode.
75h	REG32EB	7:0	Default: 0x00	Access : R/W
(32EBh)	GCR_DTG_RETIME_CH[15:8]	7:0	See description of '32EAh'.	
76h	REG32EC	7:0	Default : 0x00	Access : R/W
(32ECh)	GCR_DTG_RETIME_CH[23:16]	7:0	See description of '32EAh'.	
76h	REG32ED	7:0	Default: 0x00	Access : R/W
(32EDh)	-	7:2	Reserved.	
	GCR_DTG_RETIME_CH[25:24]	1:0	See description of '32EAh'.	
77h	REG32EE	7:0	Default : 0x00	Access : R/W
(32EEh)	GCR_CH2_7_RSCK_SKEW[0]	7	RSDS clock output skew adj 00: 0.09ns.	just for ch6_11 when enabled
	Mstar Cor	fide	01: 0.27ns. 10: 0.45ns.	\ <u> </u>
	GCR_CH8_13_RSCK_SKEWEN	掃水	11: 0.63ns./ Enable RSDS clock output s	kew adjust for ch12_13.
	GCR_CH8_13_RSCK_SKEW[1:0]		RSDS clock output skew ad enabled. 00: 0.09ns. 01: 0.27ns. 10: 0.45ns. 11: 0.63ns.	Just for Chiz_13 which
	-	3	Reserved.	
	EN_PORTB_IB	2	Enable MOD differential out	•
	EN_PORTA_IB	1	Enable MOD differential out	•
	EN_CK	0	Enable MOD high speed clo LVDS/RSDS/mini-LVDS mod	
77h	REG32EF	7:0	Default : 0x00	Access : R/W
(32EFh)	GCR_VCOM	7	Differential output commor 0: 1.25V. 1: 0.94V.	n mode voltage adjust.
	GCR_PE_ADJ[1:0]	6:5	Pre-emphasis level adjust. 00: Off. 01: 26mV.	

MOD Reg	ister (Bank = 32, Sub-Ba	nk =0	0)	
Index (Absolute)	Mnemonic	Bit	Description	
			10: 52mV. 11: 76mV.	
	GCR_CH0_1_RSCK_SKEWEN	4	Enable RSDS clock output sl	kew adjust for ch0_5.
	GCR_CH0_1_RSCK_SKEW[1:0]	3:2	RSDS clock output skew adj 00: 0.09ns. 01: 0.27ns. 10: 0.45ns. 11: 0.63ns.	iust for ch0_5 when enabled.
	GCR_CH2_7_RSCK_SKEWEN	1	Enable RSDS clock output s	kew adjust for ch6_11.
	GCR_CH2_7_RSCK_SKEW[1]	0	See description of '32EEh'.	
78h	REG32F0	7:0	Default : 0x47	Access : R/W
(32F0h)	PDN_REGU	7	MOD regulator power down	
	GCR_OUTSWING2X  Mstar Con	fide	Register to double differenti	, ,
	- for 深圳市	局	Power down mod.	司
78h	<ul> <li>Internal Us</li> </ul>	<b>Z</b> :0(	Default : -	Access : -
(32F1h)	-	-	Reserved.	T
79h	REG32F2	7:0	Default : 0x00	Access : R/W
(32F2h)	HALFLINE[7:0]	7:0	Half line for MFT line buffer.	T
79h	REG32F3	7:0	Default : 0x00	Access : R/W
(32F3h)	MFT_LB_EN	7	Enable MFT line buffer.	
	LTD	6	LTD mode.	
	REVERSE	5	REVERSE mode.	
	-	4	Reserved.	
	HALFLINE[11:8]	3:0	See description of '32F2h'.	T
7Ah	REG32F4	7:0	Default : 0x00	Access : R/W
(32F4h)	SYNC_OUT_DLY_VA[7:0]	7:0	Line end sync output delay	
7Ah	REG32F5	7:0	Default : 0x00	Access : R/W
(32F5h)	-	7:4	Reserved.	
	SYNC_OUT_DLY_VA[11:8]	3:0	See description of '32F4h'.	T
7Bh	REG32F6	7:0	Default : 0x00	Access : R/W
(32F6h)	RSDS_TCON_ST_DLY_VA[7:0]	7:0	RSDS TCON signal start dela	ay value.
7Bh	REG32F7	7:0	Default: 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)		Dit	Description	
	-	7:4	Reserved.	
	RSDS_TCON_ST_DLY_VA[11:8]	3:0	See description of '32F6h'.	
7Ch	REG32F8	7:0	Default : 0x00	Access : R/W
32F8h)	MINI_CH_SWAP[1:0]	7:6	Mini-LVDS channel swap bit.	
	LVDS_CH_SWAP[2:0]	5:3	LVDS channel swap bit.	
	G_CLK_SWAP	2	RSDS CLK and green group	swap bit.
	RSDS_BIT_SWAP	1	RSDS MSB LSB swap bit.	
	HLOAD_SEL	0	Hload select to LPLL bit.	
'Ch	REG32F9	7:0	Default : 0x00	Access : R/W
32F9h)	FLIP_ENABLE	7	Flip enable.	
	MSB_P	6	MSB_P.	
	MSB_S	5	MSB_S.	
	R_B_SWAP/Star Con	TIALE	R_B_SWAP.	
	DATA_SWAP - 22 + 11 =	国3千	DATA_SWAP.右 RE //\	\alpha \a
<u>L</u>	L_R_SWAP	717	L_R_SWAP.	, HJ
	Internal Us	se (	Reserved.	
	MINI_CH_SWAP[2]	0	See description of '32F8h'.	
Dh	REG32FA	7:0	Default : 0x00	Access : R/W
32FAh)	MOD_DUMMY[7]	7	Calibration enable.	
	MOD_DUMMY[6]	6	Selfibg enable.	
	MOD_DUMMY[5:0]	5:0	Ibcal.	
'Dh	REG32FB	7:0	Default : 0x00	Access : R/W
32FBh)	MOD_DUMMY[15]	7	inv_real_ltd.	
	-	6:1	Reserved.	
	MOD_DUMMY[8]	0	0x327f[0] data select	
			0: mod_gpi[32]	
			1: c_dda_out	
Eh 325Ch)	REG32FC	7:0	Default : 0x00	Access : R/W
(32FCh)	GPO_DATAIN_35_32[3:0]	7:4	REG_GPO_DATAIN[35:32].	
	GPO_OEZ_35_32[3:0]	3:0	REG_GPO_OEZ[35:32].	
			<b>-</b> 4 1:	
7Eh (32EDh)	REG32FD	7:0	Default : 0x00	Access : R/W
7Eh (32FDh)		<b>7:0</b> 7:4 3:0	Default: 0x00  EXT_DATA_EN[35:32].  REG_GPO_SEL[35:32].	Access : R/W

<b>MOD Reg</b>	MOD Register (Bank = 32, Sub-Bank =00)				
Index (Absolute)	Mnemonic	Bit	Description		
7Fh	REG32FE	7:0	Default : 0x00	Access : RO	
(32FEh)	-	7:4	Reserved.		
	MOD_GPI_35_32[3:0]	3:0	General purpose input.		

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

### PWM Register (Bank = 32, Sub-Bank =01)

PWM Reg	jister (Bank = 32, Sub-	Bank :	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
01h	REG3202	7:0	Default : 0x00	Access : R/W
(3202h)	-	7:3	Reserved.	
	PWM_GRP2_CLK_GATE_EN	2	Gating clk of pwm grp2.	
	PWM_GRP1_CLK_GATE_EN	1	Gating clk of pwm grp1.	
	PWM_GRP0_CLK_GATE_EN	0	Gating clk of pwm grp0.	
02h	REG3204	7:0	Default : 0x00	Access : R/W
(3204h)	PWM0_PERIOD[7:0]	7:0	PWM0 period.	
02h	REG3205	7:0	Default : 0x00	Access : R/W
(3205h)	PWM0_PERIOD[15:8]	7:0	See description of '3204h'.	
03h	REG3206	7:0	Default : 0x00	Access : R/W
(3206h)	PWM0_DUTY[7:0]	7:0	PWM0 duty.	
03h	REG3207VISTAL CO	<b>1710C</b>	Default : 0x00	Access : R/W
(3207h)	PWM0_DUTY[15:8][ +       -	7:0	See description of '3206h'./	八司
04h	REG3208	7:0	Default : 0x00	Access : R/W
(3208h)	PWM0_DIV[7:0]=TNal	Jse	PWM0 divider.	
04h	REG3209	7:0	Default : 0x00	Access : R/W
(3209h)	PWM0_OEN	7	PWM0 output enable.	
	-	6:4	Reserved.	
	PWM0_DBEN	3	PWM0 double buffer enable.	
	PWM0_RESET_EN	2	PWM0 Vsync reset0.	
	PWM0_VDBEN	1	PWM0 Vsync double buffer e	enable.
	PWM0_POLARITY	0	PWM0 polarity.	
05h	REG320A	7:0	Default : 0x00	Access : R/W
(320Ah)	PWM1_PERIOD[7:0]	7:0	PWM1 period.	
05h	REG320B	7:0	Default : 0x00	Access : R/W
(320Bh)	PWM1_PERIOD[15:8]	7:0	See description of '320Ah'.	·
06h	REG320C	7:0	Default : 0x00	Access : R/W
(320Ch)	PWM1_DUTY[7:0]	7:0	PWM1 duty.	
06h	REG320D	7:0	Default : 0x00	Access : R/W
(320Dh)	PWM1_DUTY[15:8]	7:0	See description of '320Ch'.	
07h	REG320E	7:0	Default : 0x00	Access : R/W
(320Eh)	PWM1_DIV[7:0]	7:0	PWM1 divider.	

Index (Absolute)	Mnemonic	Bit	Description	
07h	REG320F	7:0	Default : 0x80	Access : R/W
(320Fh)	PWM1_OEN	7	PWM1 output enable.	
	-	6:4	Reserved.	
	PWM1_DBEN	3	PWM1 double buffer enable	e.
	PWM1_RESET_EN	2	PWM1 Vsync reset1.	
	PWM1_VDBEN	1	PWM1 Vsync double buffer	enable.
	PWM1_POLARITY	0	PWM1 polarity.	
0Ah	REG3215	7:0	Default : 0x80	Access : R/W
(3215h)	PWM2_OEN	7	PWM2 output enable.	
	-	6:0	Reserved.	
0Dh	REG321B	7:0	Default: 0x80	Access : R/W
(321Bh)	PWM3_OEN	7	PWM3 output enable.	
	- Mstar Co	nto	Reserved	
0Eh	h REG321€		Default: 0x00	/, Access : R/W
(321Ch)	PWM4_PERIOD[7:0]	7:0	PWM4 period.	A H
0Eh	REG321DNternal	<b>U20</b>	Default : 0x00	Access : R/W
(321Dh)	PWM4_PERIOD[15:8]	7:0	See description of '321Ch'.	
0Fh	REG321E	7:0	Default : 0x00	Access : R/W
(321Eh)	PWM4_DUTY[7:0]	7:0	PWM4 duty.	
0Fh	REG321F	7:0	Default: 0x00	Access : R/W
(321Fh)	PWM4_DUTY[15:8]	7:0	See description of '321Eh'.	
10h	REG3220	7:0	Default: 0x00	Access : R/W
(3220h)	PWM4_DIV[7:0]	7:0	PWM4 divider.	
10h	REG3221	7:0	Default: 0x80	Access : R/W
(3221h)	PWM4_OEN	7	PWM4 output enable.	
	-	6:4	Reserved.	
	PWM4_DBEN	3	PWM4 double buffer enable	e.
	PWM4_RESET_EN	2	PWM4 Vsync reset4.	
	PWM4_VDBEN	1	PWM4 Vsync double buffer	enable.
	PWM4_POLARITY	0	PWM4 polarity.	
11h	REG3222	7:0	Default : 0x00	Access : R/W
(3222h)	PWM5_PERIOD[7:0]	7:0	PWM5 period.	
11h	REG3223	7:0	Default : 0x00	Access : R/W

Index (Absolute)	Mnemonic	Bit	Description	
	PWM5_PERIOD[15:8]	7:0	See description of '3222h'.	
12h	REG3224	7:0	Default : 0x00	Access : R/W
(3224h)	PWM5_DUTY[7:0]	7:0	PWM5 duty.	
L2h	REG3225	7:0	Default : 0x00	Access : R/W
(3225h)	PWM5_DUTY[15:8]	7:0	See description of '3224h'.	
L3h	REG3226	7:0	Default : 0x00	Access : R/W
3226h)	PWM5_DIV[7:0]	7:0	PWM5 divider.	
L3h	REG3227	7:0	Default : 0x80	Access : R/W
(3227h)	PWM5_OEN	7	PWM5 output enable.	
	-	6:4	Reserved.	
	PWM5_DBEN	3	PWM5 double buffer enable.	
	PWM5_RESET_EN	2	PWM5 Vsync reset5.	
	PWM5_VDBENSTAR CC	ntic	PWM5 Vsync double buffer enable.	
	PWM5_POLARITY 77 +     =		PWM5 polarity.   TEL /	八司
l4h	REG3228	7:0	Default : 0x00	Access : R/W
3228h) <sub>F</sub>	RST_MUXINTERNAL	Jse	PWM1 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT1[3:0]	3:0	PWM1 Hsync reset counter.	
4h	REG3229	7:0	Default : 0x00	Access : R/W
3229h)	RST_MUX0	7	PWM0 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT0[3:0]	3:0	PWM0 Hsync reset counter.	
L5h	REG322A	7:0	Default : 0x00	Access : R/W
322Ah)	RST_MUX3	7	PWM3 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT3[3:0]	3:0	PWM3 Hsync reset counter.	
15h	REG322B	7:0	Default : 0x00	Access : R/W
(322Bh)	RST_MUX2	7	PWM2 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT2[3:0]	3:0	PWM2 Hsync reset counter.	
L6h	REG322C	7:0	Default : 0x00	Access: R/W
(322Ch)	RST_MUX5	7	PWM5 reset mux.	
	_	6:4	Reserved.	

	jister (Bank = 32, Sub-	Duilly -		
Index (Absolute)	Mnemonic	Bit	Description	
	HS_RST_CNT5[3:0]	3:0	PWM5 Hsync reset counter.	<u>,                                      </u>
16h	REG322D	7:0	Default : 0x00	Access : R/W
(322Dh)	RST_MUX4	7	PWM4 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT4[3:0]	3:0	PWM4 Hsync reset counter.	
17h ~ 1Fh	-	7:0	Default : -	Access : -
(322Eh ~ 323Fh)	-	-	Reserved.	
20h	REG3240	7:0	Default : 0x00	Access : R/W
(3240h)	-	7:4	Reserved.	
	PWM1_PERIOD_EXT[1:0]	3:2	PWM1 extra 2 bit period setting.	
	PWM0_PERIOD_EXT[1:0]	1:0	PWM0 extra 2 bit period setti	ng.
(3241h)	REG3241/Star Co	7:0	Default : 0x00	Access : R/W
	- PWM5_PERIOD_EXT[1:0]	7:4 3:2	Reserved. PWM5 extra 2 bit period setti	ng.
	PWM4_PERIOD_EXT[1:0]	1:0	PWM4 extra 2 bit period setti	ng.
21h	REG3242	7:0	Default: 0x00	Access : R/W
(3242h)	-	7:4	Reserved.	
	PWM1_DUTY_EXT[1:0]	3:2	PWM1 extra 2 bit duty setting	].
	PWM0_DUTY_EXT[1:0]	1:0	PWM0 extra 2 bit duty setting	].
21h	REG3243	7:0	Default : 0x00	Access : R/W
(3243h)	-	7:4	Reserved.	
	PWM5_DUTY_EXT[1:0]	3:2	PWM5 extra 2 bit duty setting	j.
	PWM4_DUTY_EXT[1:0]	1:0	PWM4 extra 2 bit duty setting	J.
22h	REG3244	7:0	Default : 0x00	Access : R/W
(3244h)	PWM0_DIV_EXT[7:0]	7:0	PWM0 extra 8 bit divider sett	ing.
22h	REG3245	7:0	Default : 0x00	Access : R/W
(3245h)	PWM1_DIV_EXT[7:0]	7:0	PWM1 extra 8 bit divider sett	ing.
24h	REG3248	7:0	Default : 0x00	Access : R/W
(3248h)	PWM4_DIV_EXT[7:0]	7:0	PWM4 extra 8 bit divider sett	ing.
24h	REG3249	7:0	Default : 0x00	Access : R/W
(3249h)	PWM5_DIV_EXT[7:0]	7:0	PWM5 extra 8 bit divider sett	ing.
28h	REG3250	7:0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
(Absolute)			•	
	PWM0_SHIFT[7:0]	7:0	PWM0 rising point shift co	unter.
28h	REG3251	7:0	Default : 0x00	Access : R/W
(3251h)	PWM0_SHIFT[15:8]	7:0	See description of '3250h'	•
29h	REG3252	7:0	Default : 0x00	Access : R/W
(3252h)	-	7:2	Reserved.	
	PWM0_SHIFT[17:16]	1:0	See description of '3250h'	
2Ah	REG3254	7:0	Default : 0x00	Access : R/W
(3254h)	PWM1_SHIFT[7:0]	7:0	PWM1 rising point shift co	unter.
2Ah	REG3255	7:0	Default : 0x00	Access : R/W
(3255h)	PWM1_SHIFT[15:8]	7:0	See description of '3254h'	
2Bh	REG3256	7:0	Default : 0x00	Access : R/W
(3256h)	-	7:2	Reserved.	
	PWM1_SHIFT[17:16]	ontic	See description of '3254h'	
(3260h)	REG3260	7:0	Default : 0x00	// Access : R/W
	PWM4_SHIFT[7:0]	7:0	PWM4 rising point shift co	unter.
30h	REG3261 nternal	Uze	Default 10x00	Access : R/W
(3261h)	PWM4_SHIFT[15:8]	7:0	See description of '3260h'	
31h	REG3262	7:0	Default : 0x00	Access : R/W
3262h)	-	7:2	Reserved.	
	PWM4_SHIFT[17:16]	1:0	See description of '3260h'	·
32h	REG3264	7:0	Default : 0x00	Access : R/W
(3264h)	PWM5_SHIFT[7:0]	7:0	PWM5 rising point shift co	unter.
32h	REG3265	7:0	Default : 0x00	Access : R/W
(3265h)	PWM5_SHIFT[15:8]	7:0	See description of '3264h'	·
33h	REG3266	7:0	Default : 0x00	Access : R/W
3266h)	-	7:2	Reserved.	
	PWM5_SHIFT[17:16]	1:0	See description of '3264h'	
34h ~ 37h	-	7:0	Default : -	Access : -
3268h ~ 326Fh)	-	-	Reserved.	
40h	REG3280	7:0	Default : 0x00	Access : R/W
(3280h)	PWM6_PERIOD[7:0]	7:0	Pwm6 period.	
	REG3281	7:0	Default : 0x00	Access : R/W

Total and		B.11	December 1	
Index (Absolute)	Mnemonic	Bit	Description	
	PWM6_PERIOD[15:8]	7:0	See description of '3280h'.	
41h	REG3282	7:0	Default : 0x00	Access : R/W
(3282h)	PWM6_DUTY[7:0]	7:0	Pwm6 duty.	
41h	REG3283	7:0	Default: 0x00	Access : R/W
(3283h)	PWM6_DUTY[15:8]	7:0	See description of '3282h'.	
42h	REG3284	7:0	Default : 0x00	Access : R/W
(3284h)	PWM6_DIV[7:0]	7:0	Pwm6 divider.	
42h	REG3285	7:0	Default : 0x80	Access : R/W
(3285h)	PWM6_OEN	7	PWM6 output enable.	
	-	6:4	Reserved.	
	PWM6_DBEN	3	Pwm6 double buffer enable.	
	PWM6_RESET_EN	2	Pwm6 Vsync reset0.	
	PWM6_VDBENSTAR CO	ontic	Pwm6 Vsync double buffer	enable.
	PWM6_POLARITY 7 +     7		Pwm6 polarity. 右 🔀	<b>公司</b>
43h REG3286		7:0	Default : 0x00	Access : R/W
(3286h)	PWM7_PERIOD[7:0]	<b>J</b> 50	Pwm7 period.	
43h	REG3287	7:0	Default : 0x00	Access : R/W
3287h)	PWM7_PERIOD[15:8]	7:0	See description of '3286h'.	
l4h	REG3288	7:0	Default : 0x00	Access : R/W
(3288h)	PWM7_DUTY[7:0]	7:0	Pwm7 duty.	
4h	REG3289	7:0	Default : 0x00	Access : R/W
(3289h)	PWM7_DUTY[15:8]	7:0	See description of '3288h'.	
45h	REG328A	7:0	Default : 0x00	Access : R/W
(328Ah)	PWM7_DIV[7:0]	7:0	Pwm7 divider.	
45h	REG328B	7:0	Default : 0x80	Access : R/W
(328Bh)	PWM7_OEN	7	PWM7 output enable.	
	-	6:4	Reserved.	
	PWM7_DBEN	3	Pwm7 double buffer enable	2.
	PWM7_RESET_EN	2	Pwm7 Vsync reset1.	
	PWM7_VDBEN	1	Pwm7 Vsync double buffer	enable.
	PWM7_POLARITY	0	Pwm7 polarity.	
46h	REG328C	7:0	Default : 0x00	Access : R/W
(328Ch)	PWM8_PERIOD[7:0]	7:0	Pwm8 period.	

		-Bank :	_	
Index (Absolute)	Mnemonic	Bit	Description	
46h	REG328D	7:0	Default: 0x00	Access : R/W
(328Dh)	PWM8_PERIOD[15:8]	7:0	See description of '328Ch'.	
47h	REG328E	7:0	Default: 0x00	Access : R/W
(328Eh)	PWM8_DUTY[7:0]	7:0	Pwm8 duty.	
47h	REG328F	7:0	Default: 0x00	Access : R/W
(328Fh)	PWM8_DUTY[15:8]	7:0	See description of '328Eh'.	
48h	REG3290	7:0	Default: 0x00	Access : R/W
(3290h)	PWM8_DIV[7:0]	7:0	Pwm8 divider.	
48h	REG3291	7:0	Default: 0x80	Access : R/W
(3291h)	PWM8_OEN	7	PWM8 output enable.	
	-	6:4	Reserved.	
	PWM8_DBEN	3	Pwm8 double buffer enable.	
	PWM8_RESETSENAT CO	OUTIO	Pwm8 Vsync reset2.	
	PWM8_VDBEN_ ZZ +	中国	Pwm8 Vsync double buffer	enable.
	PWM8_POLARITY	201	Pwm8 polarity.	
49h	REG3292nternal	<b>20</b>	Default : 0x00	Access : R/W
(3292h)	RST_MUX7	7	PWM7 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT7[3:0]	3:0	PWM7 Hsync reset counter	
49h	REG3293	7:0	Default: 0x00	Access : R/W
(3293h)	RST_MUX6	7	PWM6 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT6[3:0]	3:0	PWM6 Hsync reset counter	
4Ah	REG3295	7:0	Default : 0x00	Access : R/W
(3295h)	RST_MUX8	7	PWM8 reset mux.	
	-	6:4	Reserved.	
	HS_RST_CNT8[3:0]	3:0	PWM8 Hsync reset counter	
4Bh	REG3296	7:0	Default : 0x00	Access : R/W
(3296h)	-	7:6	Reserved.	
	PWM8_PERIOD_EXT[1:0]	5:4	PWM8 extra 2 bit period se	etting.
	PWM7_PERIOD_EXT[1:0]	3:2	PWM7 extra 2 bit period se	etting.
	PWM6_PERIOD_EXT[1:0]	1:0	PWM6 extra 2 bit period setting.	
	[ · · · · · · · · · · · · · · · · · · ·		Default : 0x00 Access : R/W	

PWM Reg	ister (Bank = 32, Sub-	Bank =	=01)	
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:6	Reserved.	
	PWM8_DUTY_EXT[1:0]	5:4	PWM8 extra 2 bit duty setting	g.
	PWM7_DUTY_EXT[1:0]	3:2	PWM7 extra 2 bit duty setting	g.
	PWM6_DUTY_EXT[1:0]	1:0	PWM6 extra 2 bit duty setting	g.
<b>1</b> Ch	REG3298	7:0	Default : 0x00	Access : R/W
(3298h)	PWM6_DIV_EXT[7:0]	7:0	PWM6 extra 8 bit divider sett	ing.
<b>‡C</b> h	REG3299	7:0	Default : 0x00	Access : R/W
3299h)	PWM7_DIV_EXT[7:0]	7:0	PWM7 extra 8 bit divider sett	ing.
1Dh	REG329A	7:0	Default : 0x00	Access : R/W
(329Ah)	PWM8_DIV_EXT[7:0]	7:0	PWM8 extra 8 bit divider sett	ing.
4Eh	REG329C	7:0	Default : 0x00	Access : R/W
(329Ch)	PWM6_SHIFT[7:0]	7:0	PWM6 rising point shift counter.	
(329Dh)	REG329DVISTAL CO	7:0C	Default : 0x00	Access : R/W
	PWM6_SHIFT[15:8]	7:0	See description of '329Ch'./	/司
_	REG329E	7:0	Default : 0x00	Access : R/W
(329Eh)	<ul> <li>Internal L</li> </ul>	132	Reserved.	
	PWM6_SHIFT[17:16]	1:0	See description of '329Ch'.	1
50h	REG32A0	7:0	Default : 0x00	Access: R/W
(32A0h)	PWM7_SHIFT[7:0]	7:0	PWM7 rising point shift count	ter.
50h	REG32A1	7:0	Default : 0x00	Access: R/W
(32A1h)	PWM7_SHIFT[15:8]	7:0	See description of '32A0h'.	T
51h	REG32A2	7:0	Default : 0x00	Access : R/W
(32A2h)	-	7:2	Reserved.	
	PWM7_SHIFT[17:16]	1:0	See description of '32A0h'.	1
52h	REG32A4	7:0	Default : 0x00	Access : R/W
(32A4h)	PWM8_SHIFT[7:0]	7:0	PWM8 rising point shift count	ter.
52h	REG32A5	7:0	Default : 0x00	Access : R/W
(32A5h)	PWM8_SHIFT[15:8]	7:0	See description of '32A4h'.	
53h	REG32A6	7:0	Default : 0x00	Access : R/W
(32A6h)	-	7:2	Reserved.	
	PWM8_SHIFT[17:16]	1:0	See description of '32A4h'.	

### $MAILBOX_0 Register (Bank = 33)$

MAILBOX	C_0 Register (Bank = 3	3)		
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG3380	7:0	Default : 0x00	Access : R/W
(3380h)	MB0_0[7:0]	7:0	Mailbox 0_0.	<del>-</del>
40h	REG3381	7:0	Default : 0x00	Access : R/W
(3381h)	MB0_0[15:8]	7:0	See description of '3380h'.	
41h	REG3382	7:0	Default : 0x00	Access : R/W
(3382h)	MB0_1[7:0]	7:0	Mailbox 0_1.	<del>,</del>
41h	REG3383	7:0	Default : 0x00	Access : R/W
(3383h)	MB0_1[15:8]	7:0	See description of '3382h'.	
42h	REG3384	7:0	Default : 0x00	Access : R/W
(3384h)	MB0_2[7:0]	7:0	Mailbox 0_2.	
42h	REG3385	7:0	Default : 0x00	Access : R/W
(3385h)	MB0_2[15:8] Star CC	7!0C	See description of '3384h'.	
43h	REG33860r	7:0	Default: 0x00	Access : R/W
	MB0_3[7:0]	7:0	Mailbox 0_3.	<u> </u>
43h	REG3387Nternal (	J <b>50</b>	Default : 0x00	Access : R/W
(3387h)	MB0_3[15:8]	7:0	See description of '3386h'.	
44h	REG3388	7:0	Default : 0x00	Access: R/W
(3388h)	MB0_4[7:0]	7:0	Mailbox 0_4.	1
44h	REG3389	7:0	Default : 0x00	Access: R/W
(3389h)	MB0_4[15:8]	7:0	See description of '3388h'.	1
45h	REG338A	7:0	Default : 0x00	Access : R/W
(338Ah)	MB0_5[7:0]	7:0	Mailbox 0_5.	
45h	REG338B	7:0	Default : 0x00	Access: R/W
(338Bh)	MB0_5[15:8]	7:0	See description of '338Ah'.	
46h	REG338C	7:0	Default : 0x00	Access: R/W
(338Ch)	MB0_6[7:0]	7:0	Mailbox 0_6.	1
46h	REG338D	7:0	Default : 0x00	Access: R/W
(338Dh)	MB0_6[15:8]	7:0	See description of '338Ch'.	
47h	REG338E	7:0	Default : 0x00	Access : R/W
(338Eh)	MB0_7[7:0]	7:0	Mailbox 0_7.	
47h	REG338F	7:0	Default : 0x00	Access : R/W
(338Fh)	MB0_7[15:8]	7:0	See description of '338Eh'.	

48h	REG3390	7:0	Default : 0x00	Access : R/W
(3390h)	MB0_8[7:0]	7:0	Mailbox 0_8.	
48h	REG3391	7:0	Default : 0x00	Access : R/W
(3391h)	MB0_8[15:8]	7:0	See description of '3390h'.	
49h	REG3392	7:0	Default: 0x00	Access : R/W
(3392h)	MB0_9[7:0]	7:0	Mailbox 0_9.	
49h	REG3393	7:0	Default : 0x00	Access : R/W
(3393h)	MB0_9[15:8]	7:0	See description of '3392h'.	
4Ah	REG3394	7:0	Default : 0x00	Access : R/W
(3394h)	MB0_A[7:0]	7:0	Mailbox 0_A.	
4Ah	REG3395	7:0	Default: 0x00	Access : R/W
(3395h)	MB0_A[15:8]	7:0	See description of '3394h'.	
4Bh	REG3396	7:0	Default : 0x00	Access : R/W
(3396h)	MB0_B[7:0]	7:0	Mailbox 0_B.	
4Bh	REG3397	7:0	Default : 0x00	Access : R/W
(3397h)	MB0_B[15:8]Star CC	7:0 C	See description of '3396h'.	
4Ch	REG3398	7:0	Default: 0x00 / 7 /	Access : R/W
(3398h)	MB0_C[7:0]	7:0	Mailbox 0_C.	7 1
4Ch	REG3399nternal	30	Default : 0x00	Access : R/W
(3399h)	MB0_C[15:8]	7:0	See description of '3398h'.	1
4Dh	REG339A	7:0	Default : 0x00	Access : R/W
(339Ah)	MB0_D[7:0]	7:0	Mailbox 0_D.	1
4Dh	REG339B	7:0	Default : 0x00	Access : R/W
(339Bh)	MB0_D[15:8]	7:0	See description of '339Ah'.	
4Eh	REG339C	7:0	Default : 0x00	Access : R/W
(339Ch)	MB0_E[7:0]	7:0	Mailbox 0_E.	
4Eh	REG339D	7:0	Default : 0x00	Access : R/W
(339Dh)	MB0_E[15:8]	7:0	See description of '339Ch'.	1
4Fh	REG339E	7:0	Default : 0x00	Access : R/W
			1	
(339Eh)	MB0_F[7:0]	7:0	Mailbox 0_F.	
(339Eh) 4Fh (339Fh)	MB0_F[7:0] REG339F	7:0 <b>7:0</b>	Mailbox 0_F.  Default : 0x00	Access : R/W

#### PMC Register (Bank = 34)

	ister (Bank = 34)				
Index (Absolute)	Mnemonic	Bit	Description		
00h	REG3400	7:0	Default : 0x00	Access : R/W	
(3400h)	SAR5_GPIO_EN	7	SAR5 gpio enable.		
	SAR4_GPIO_EN	6	SAR4 gpio enable.		
	SAR3_GPIO_EN	5	SAR3 gpio enable.		
	SAR2_GPIO_EN	4	SAR2 gpio enable.		
	SAR1_GPIO_EN	3	SAR1 gpio enable.		
	SAR0_GPIO_EN	2	SAR0 gpio enable.		
	-	1	Reserved.		
	IR_GPIO_EN	0	IR PAD gpio enable.		
00h	REG3401	7:0	Default : 0x00	Access : R/W	
(3401h)	- Motor Co	7:6	Reserved.		
	SAR_CHSEL[2:0]	5:3	SAR channel selection.		
	SAR_PD for 深圳了	5鼎	SAR power down.	) 司	
	INT_GPIO_EN	1	INT PAD gpio enable.		
	. internal t	use	Reserved.		
01h	REG3402	7:0	Default : 0x00	Access : R/W	
(3402h)	GPIO_I[7:0]	7:0	GPIO PAD I pin.	1	
02h	REG3404	7:0	Default : 0x00	Access : R/W	
(3404h)	GPIO_OEN[7:0]	7:0	GPIO PAD OEN pin.	1	
03h	REG3406	7:0	Default : 0x00	Access : RO	
(3406h)	GPIO_C[7:0]	7:0	GPIO PAD C pin.	1	
04h	REG3408	7:0	Default : 0x00	Access: R/W	
(3408h)	BOND_OV_KEY[7:0]	7:0	BOND_XTALDIS over write ke	ey.	
04h	REG3409	7:0	Default : 0x00	Access : R/W	
(3409h)	BOND_OV_KEY[15:8]	7:0	See description of '3408h'.	T	
05h	REG340A	7:0	Default : 0x00	Access: RO, R/W	
(340Ah)	-	7:3	Reserved.		
	BOND_STAT	2	BOND_XTALDIS value.		
	BOND_OV	1	BOND_XTALDIS over write va	alue.	
	BOND_OV_EN	0	BOND_XTALDIS over write en	nable.	
05h	REG340B	7:0	Default : 0x80	Access : R/W	

PMC Regi	ister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
	FREQ_TUNE[4:0]	7:3	Pm_core freqency tune value	
	DEGLITCH[2:0]	2:0	Pm_core DEGLITCH value.	
06h	REG340C	7:0	Default : 0x00	Access : R/W
(340Ch)	-	7	Reserved.	
	PMGPIO_GPIO_SEL	6	1: PAD_PMGPIO_OEN_NODIE; 0:PMGPIO_I.	
	PAD_IRIN_OEN_SEL	5	1: Pad_irin_oen = 1; gpio_wa	akeup.
	PAD_PMCEC_OEN_SEL	4	1: Pad_pmcec_oen = 1; gpio	_wakeup.
	PAD_PMGPIO_OEN_SEL	3	1: Pad_pmgpio_oen = 1; gpi	o_wakeup.
	PAD_INT_OEN_SEL	2	1: Pad_int_oen = 1; gpio_wakeup.	
GPIO_SEL[1:0] 1:0 00: PAD_INT, 01: PAD_PMGPIO PAD_IRIN.		PIO, 10: PAD_PMCEC, 11:		
06h	-	7:0	Default : -	Access : -
(340Dh)	<ul> <li>Mstar Co</li> </ul>	nfic	Reserved.	
07h REG340E 27 + 111 -		_7: <b>0</b>	Default: 0x00 / Access: R/W	
	DVIRAW_CLK_SEL[1:0]	7.65	DVIRAW_CLK_SEL.	7. 口]
	DVIRAW_CLK_INV		DVIRAW_CLK_INV.	
	GATE_DVIRAW_CLK	4	GATE_DVIRAW_CLK.	
	DVICLK_INV	3	DVICLK_INV.	
	GATE_DVICLK	2	GATE_DVICLK.	
	DVICLK_CLK_SEL[1:0]	1:0	DVICLK_CLK_SEL.	
07h	REG340F	7:0	Default : 0x1E	Access : R/W
(340Fh)	-	7:5	Reserved.	
	PDN_DVICLKIN_A_FM_PM	4	PDN_DVICLKIN_A_FM_PM.	
	PDN_DVIRCK_A_FM_PM[2:0]	3:1	PDN_DVIRCK_A_FM_PM.	
	EN_DVI_CLK_DET	0	EN_DVI_CLK_DET.	
08h	REG3410	7:0	Default : 0x00	Access : R/W
(3410h)	REG_RCKEY_MISC[4:0]	7:3	REG_RCKEY_MISC.	
	BOND_XTALDIS	2	BOND_XTALDIS.	
	CHIP_CONFIG[1:0]	1:0	CHIP_CONFIG.	
08h	REG3411	7:0	Default : 0x00	Access : R/W
(3411h)	-	7:6	Reserved.	
	DVICNT[5:0]	5:0	DVICNT.	
09h	REG3412	7:0	Default : 0x00	Access : R/W

PMC Regi	ister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
	RCKEY_COMMAND[7:0]	7:0	RCKEY_COMMAND.	
09h	REG3413	7:0	Default : 0x00	Access : R/W
(3413h)	RCKEY_ADDRESS[7:0]	7:0	RCKEY_ADDRESS.	
0Ah	REG3414	7:0	Default: 0x00	Access : R/W
(3414h)	MCCS_WKUP_EN	7	MCCS_WKUP_EN.	
	MCCS_PWR05_EN	6	MCCS_PWR05_EN.	
	MCCS_PWR04_EN	5	MCCS_PWR04_EN.	
	-	4	Reserved.	
	D2B_EN_A0	3	D2B_EN_A0.	
	D2B_EN_A1	2	D2B_EN_A1.	
	D2B_EN_D0	1	D2B_EN_D0.	
	D2B_EN_D1	0	D2B_EN_D1.	
0Ah	REG3415VISTAT CC	1 <del>7</del> 16C	Default :0x00	Access : R/W
(3415h)	EDIDCLK_INV		Edidclk gating. 右 個 //	
	EDIDCLK_GATE	2 21	Edidclk inversion.	7 FJ
	EDIDCLK_CLK_SEL[1:0]	<b>J</b> 5 <del>0</del>	Edidcik selection.	
	-	3:0	Reserved.	
0Bh	REG3416	7:0	Default : 0x00	Access : R/W
(3416h)	PMDDC_FORCE_SEL	7	PMDDC_FORCE_SEL.	
	-	6:4	Reserved.	
	DDC_EN_A0	3	Reg_d2b_en_a0.	
	DDC_EN_A1	2	Reg_d2b_en_a1.	
	DDC_EN_D0	1	Reg_d2b_en_d0.	
	DDC_EN_D1	0	Reg_d2b_en_d1.	
0Bh	REG3417	7:0	Default : 0x00	Access : R/W
(3417h)	D2B_WAKEUP_CLR	7	D2B_WAKEUP_CLR.	
	-	6:0	Reserved.	
0Ch	REG3418	7:0	Default : 0x00	Access : R/W
(3418h)	-	7:4	Reserved.	
	FILTER_MSB	3	FILTER_MSB.	
	FILTER_ON	2	FILTER_ON.	
	SLEW_SEL[1:0]	1:0	SLEW_SEL.	
0Ch	REG3419	7:0	Default : 0x00	Access : R/W

PMC Register (Bank = 34)					
Index (Absolute)	Mnemonic	Bit	Description		
	-	7	Reserved.		
	IR_WAIT_DDC_IDLE_EN	6	IR_WAIT_DDC_IDLE_EN.		
	CEC_WAIT_DDC_IDLE_EN	5	CEC_WAIT_DDC_IDLE_EN.		
	GPIO_WAIT_DDC_IDLE_EN	4	GPIO_WAIT_DDC_IDLE_EN.		
	RTC_WAIT_DDC_IDLE_EN	3	RTC_WAIT_DDC_IDLE_EN.		
	SAR_WAIT_DDC_IDLE_EN	2	SAR_WAIT_DDC_IDLE_EN.		
	DDC_WAIT_DDC_IDLE_EN	1	DDC_WAIT_DDC_IDLE_EN.		
	DDC_WAKEUP_EN	0	Ddc wakeup enable.		
0Dh	REG341A	7:0	Default : 0x01	Access : R/W	
(341Ah)	MCCS_PWR05_FLAG_CLR	7	MCCS_PWR05_FLAG_CLR.		
	-	6	Reserved.		
	MCCS_PWR04_FLAG_CLR	5	MCCS_PWR04_FLAG_CLR.		
	- Mstar Co	<b>1411C</b>	Reserved		
	RSTZ_SWEDDC & THE		RSTZ_SW_DDC,	\ <u>=</u>	
0Dh	-	7:0	Default : -	Access : -	
(341Bh)	<ul> <li>Internal l</li> </ul>	Jse	Reserved.		
0Eh	REG341C	7:0	Default : 0x00	Access : R/W	
(341Ch)	-	7:4	Reserved.		
	DDC_IDLE_LSH	3	DDC_IDLE_LSH.		
	PM_DDC_IDLE	2	PM_DDC_IDLE.		
	MCCS_PWR04_FLAG	1	MCCS_PWR04_FLAG.		
	MCCS_PWR05_FLAG	0	MCCS_PWR05_FLAG.		
0Eh	-	7:0	Default : -	Access : -	
(341Dh)	-	-	Reserved.		
0Fh	REG341E	7:0	Default : 0x00	Access : R/W	
(341Eh)	-	7:5	Reserved.		
	GPIO_IN_LATCH[4:0]	4:0	Gpio_in latch.		
0Fh - 7:0 Default : -					
(341Fh)	-	-	Reserved.		

#### MIIC Register (Bank = 34)

MIIC Reg	gister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG3420	7:0	Default : 0x00	Access : R/W
(3420h)	MENABLE	7	Master IIC enable.	
	SBIT	6	Start bit assert.	
	PBIT	5	Stop bit assert.	
	MACKO	4	Ack output.	
	MACKI	3	Ack input.	
	-	2	Reserved.	
	CLR_NEW_DATA	1	Clear new data flag. 1: Clear.	
			0: No use.	
	-	0	Reserved.	T
11h (3422h)	REG3422/Istar Co	7790	Default: 0x00	Access : R/W
	MCLK_SEL[7:0] 深圳下	鼎	Master IIC 0 clock select. 1: CLK/4.	) 司
	Internal l	Jse	2: CLK/8. 3: CLK/16.	
			4: CLK/32.	
			5: CLK/64.	
			6: CLK/128. 7: CLK/256.	
			8: CLK/512.	
			9: CLK/1024.	
			Others: CLK/2.	
12h	REG3424	7:0	Default : 0x00	Access : R/W
(3424h)	WMBUF[7:0]	7:0	Write data.	
13h	REG3426	7:0	Default : 0x00	Access : RO
(3426h)	RMBUF[7:0]	7:0	Read data.	
14h	REG3428	7:0	Default : 0x00	Access : RO, R/W, WO
(3428h)	-	7:4	Reserved.	
	MIIC_RST	3	Set 1 to reset Master IIC circ	uit.
	RD_START	2	Set 1 to start byte reading.	
	INT_CLR	1	Set 1 to clear IIC 0 interrupt	status.
	INT_STATUS	0	Write/read/stop finish. Used for software polling, the	e bit is set if byte write, byte

MIIC Reg	ister (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
			read or stop is finished. The interrupt status can be c	leared by writing INT_CLR bit.
15h	REG342A	7:0	Default : 0x00	Access : R/W
(342Ah)	MIIC_RES[6:0]	7:1	Master IIC reset.	
	EN_STOP_INT	0	Enable stop interrupt.	
15h	REG342B	7:0	Default : 0x00	Access : R/W
(342Bh)	MIIC_RES[14:7]	7:0	See description of '342Ah'.	
18h	REG3430	7:0	Default : 0x00	Access : R/W
(3430h)	MSTART[7:0]	7:0	Master IIC DMA target start address.	
18h	REG3431	7:0	Default : 0x00	Access : R/W
(3431h)	-	7	Reserved.	
1	MSTART[14:8]	6:0	See description of '3430h'.	
19h	REG3432/Star Co	700	Default :0x00	Access : R/W
(3432h)	MCOUNT[7:0] 深圳市	鼎	Master IIC DMA byte count. 0: 1 byte.	)司
	Internal l	Jse	1: 2 bytes. n: N+1 bytes.	
19h	REG3433	7:0	Default : 0x00	Access : R/W
(3433h)	MIIC_DMA_EN	7	Master IIC DMA enable.	
	MCOUNT[14:8]	6:0	See description of '3432h'.	
1Ah	REG3434	7:0	Default : 0x00	Access : R/W
(3434h)	-	7:2	Reserved.	
	EELOAD_DEV1_EN	1	EEPROM load to VD enable.	
	EELOAD_DEVO_EN	0	EEPROM load to HK enable.	
1Ah	REG3435	7:0	Default : 0x00	Access : RO
(3435h)	DMA_END	7	DMA finish flag.	
	-	6:0	Reserved.	

#### RTC Register (Bank = 34)

RTC Regi	ster (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG3480	7:0	Default : 0x21	Access : R/W
(3480h)	C_INT_CLEAR	7	Clear RTC interrupt.	
	C_INT_FORCE	6	Force RTC interrupt to be 1.	
	C_INT_MASK	5	Mask RTC interrupt.	
	C_READ_EN	4	Read enable for reading value generate one-shot signal for	e from RTC counter (write and latching rtc_cnt).
	C_LOAD_EN	3	Load enable for loading value generate one-shot enable sig	•
	C_WRAP_EN	2	Wrap RTC counter when c_m	natch_val is reached.
	C_CNT_EN	1	Enable RTC counter.	
	C_SOFT_RSTZ	0	RTC software reset (low active).	
41h	REG3482/Star CC	700	Default OxFF	Access : R/W
(3482h)	C_FREQ_EW[7:0] 深圳下	開	Erequency control word of RT Clock frequency of RTC count	
	Internal I	Ise	XTAL_frequency/control_wor	d.
41h	REG3483	7:0	Default : 0x7F	Access : R/W
(3483h)	C_FREQ_CW[15:8]	7:0	See description of '3482h'.	T
42h	REG3484	7:0	Default : 0x00	Access : R/W
(3484h)	C_FREQ_CW[23:16]	7:0	See description of '3482h'.	T
42h	REG3485	7:0	Default : 0x00	Access : R/W
(3485h)	C_FREQ_CW[31:24]	7:0	See description of '3482h'.	T
43h	REG3486	7:0	Default : 0x00	Access : R/W
(3486h)	C_LOAD_VAL[7:0]	7:0	Value to load into RTC counte	er.
43h	REG3487	7:0	Default : 0x00	Access : R/W
(3487h)	C_LOAD_VAL[15:8]	7:0	See description of '3486h'.	T
44h	REG3488	7:0	Default : 0x00	Access : R/W
(3488h)	C_LOAD_VAL[23:16]	7:0	See description of '3486h'.	
44h	REG3489	7:0	Default : 0x00	Access : R/W
(3489h)	C_LOAD_VAL[31:24]	7:0	See description of '3486h'.	
45h	REG348A	7:0	Default : 0xFF	Access : R/W
(348Ah)	C_MATCH_VAL[7:0]	7:0	Counter match value.	
45h	REG348B	7:0	Default : 0xFF	Access : R/W

RTC Regi	ster (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
	C_MATCH_VAL[15:8]	7:0	See description of '348Ah'.	
46h	REG348C	7:0	Default : 0xFF	Access : R/W
(348Ch)	C_MATCH_VAL[23:16]	7:0	See description of '348Ah'.	
46h	REG348D	7:0	Default : 0xFF	Access : R/W
(348Dh)	C_MATCH_VAL[31:24]	7:0	See description of '348Ah'.	
47h	REG348E	7:0	Default : 0x00	Access : RO
(348Eh)	-	7:2	Reserved.	
	RTC_INT	1	RTC interrupt status.	
	RTC_RAW_INT	0	Raw interrupt status.	
48h	REG3490	7:0	Default : 0x00	Access : RO
(3490h)	RTC_CNT[7:0]	7:0	RTC counter value.	
48h	REG3491	7:0	Default : 0x00	Access : RO
(3491h)	RTC_CNT[15:8] tar CC	17.0C	See description of '3490h'.	
49h	REG349207 (平十川)	7:0	Default: 0x00	Access : RO
(3492h)	RTC_CNT[23:16]	7:0	See description of '3490h'.	7 1-1
49h	REG3493nternal	30	Default \ 0x00	Access : RO
(3493h)	RTC_CNT[31:24]	7:0	See description of '3490h'.	

#### PM Register (Bank = 34)

PM Regis	ster (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
50h	REG34A0	7:0	Default : 0x00	Access : R/W
(34A0h)	TEST_MODE	7	Enable PM 5V.  1: High byte debug test bus  0: Low byte debug test bus	•
	CLR_INT	6	Clear interrupt.	
	INT_EN	5	PAD_INT enable.	
	INT_ACT_LEVEL	4	PAD_INT active level.	
	GPIO_WK_TH[3:0]	3:0	The wait threshold to turn of by GPIO.	on BIUCLK when wakened up
50h	REG34A1	7:0	Default : 0x03	Access : R/W
(34A1h)	-	7:2	Reserved.	
	PM_SWRST/star Cor	fiH	PM soft reset.	
	BULK_OFF	0	Turn off bulk voltage enable	ę
51h REG34A2O「 涂圳「		7:0	Default: 0x3F 尺 乙	Access : R/W
	RTC_ACT_LEVEL	3	RTC active level.	
	RTC_EN	6	RTC wakeup enable.	
	WAKEUP_EN	5	PAD_WAKEUP wakeup enat	ole.
	WAKEUP_ACT_LEVEL	4	PAD_WAKEUP wakeup active level.	
	KP_EN	3	Key pad wakeup enable.	
	KP_ACT_LEVEL	2	Key pad wakeup active level.	
	TP_EN	1	Touch panel wakeup enable	<u>.</u>
	TP_ACT_LEVEL	0	Touch panel wakeup active	level.
52h	REG34A4	7:0	Default : 0x81	Access : R/W
(34A4h)	IR_EN	7	IR wakeup enable.	
	IR_ACT_LEVEL	6	IR wakeup active level.	
	IR_WK_TH[3:0]	5:2	The wait threshold to turn of by IR.	on BIUCLK when wakened up
	HALT_ON	1	Sleep mode enable.	
	FORCE_GPIO_WK_INT	0	The wait threshold to turn on BIUCLK when wakened up by GPIO (force).	
52h	REG34A5	7:0	Default : 0x00	Access : R/W
(34A5h)	-	7:4	Reserved.	
	HALT_TH[3:0]	3:0	The wait threshold to turn of	off standby signal when

Index					
(Absolute)	Mnemonic	Bit	Description		
			wakened up by sleep mode.		
<b>53h</b>	REG34A6	7:0	Default : 0x00	Access : R/W	
(34A6h)	-	7	Reserved.		
[	SYS_PD	6	Set 1 to start power down se	equence, self-cleared.	
	CHECK_NOISE	5	Set 1 to enable IR noise che	ck after being wakened up by	
	DIS_PM_CLK_EN	4	DIS_PM_CLK_EN.		
!	STANDBY_TH[3:0]	3:0	The wait threshold to turn o wakened up by IR or GPIO.	ff standby signal when	
<b>53h</b>	REG34A7	7:0	Default : 0x00	Access : R/W	
(34A7h)	DIV_SAMPLE[7:0]	7:0	Sleep mode sample enable of	divider value.	
54h	REG34A8	7:0	Default : 0x00	Access : R/W	
(34A8h)	STANDBY PWIZ DET CON	field	Write 0xA5E4 to enable pow standby signal.	ver management to turn on	
54h	REG34AOT 深圳市	7:0	Default : 0x00	Access : R/W	
(24A0L)	STANDBY_PW[15:8]	7:0	See description of '34A8h'.		
55h	REG34AA	7:0	Default : 0x00	Access : R/W	
(34AAh)	HALT_PW[7:0]	7:0	Write 0xA5B5 to enable pow standby signal.	er management to turn on	
55h	REG34AB	7:0	Default : 0x00	Access : R/W	
(34ABh)	HALT_PW[15:8]	7:0	See description of '34AAh'.		
<b>56h</b>	REG34AC	7:0	Default : 0x00	Access : R/W	
(34ACh)	XTL_OFF_PW[7:0]	7:0	Write 0x9F8E to enable pow system crystal.	er management to turn off	
<b>56h</b>	REG34AD	7:0	Default : 0x00	Access : R/W	
(34ADh)	XTL_OFF_PW[15:8]	7:0	See description of '34ACh'.		
<b>57h</b>	REG34AE	7:0	Default : 0xFF	Access : R/W	
(34AEh)	IR_CODE_0[7:0]	7:0	MSB byte IR decoder code.		
<b>57h</b>	REG34AF	7:0	Default : 0xFF	Access : R/W	
(34AFh)	IR_CODE_0[15:8]	7:0	See description of '34AEh'.		
<b>58h</b>	REG34B0	7:0	Default : 0xFF	Access : R/W	
(34B0h)	IR_CODE_1[7:0]	7:0	LSB byte IR decoder code.		
<b>58h</b>	REG34B1	7:0	Default : 0xFF	Access : R/W	
(34B1h)	IR_CODE_1[15:8]	7:0	See description of '34B0h'.		

PM Regis	ter (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
59h	REG34B2	7:0	Default : 0x00	Access : RO
(34B2h)	IR_SAM32_0[7:0]	7:0	MSB byte PM IR decoder co	de.
59h	REG34B3	7:0	Default : 0x00	Access : RO
34B3h)	IR_SAM32_0[15:8]	7:0	See description of '34B2h'.	
5Ah	REG34B4	7:0	Default : 0x00	Access : RO
(34B4h)	IR_SAM32_1[7:0]	7:0	LSB byte PM IR decoder cod	de.
5Ah	REG34B5	7:0	Default : 0x00	Access : RO
(34B5h)	IR_SAM32_1[15:8]	7:0	See description of '34B4h'.	
5Bh	REG34B6	7:0	Default : 0x00	Access : RO
(34B6h)	IR_PTR_DEBUG[1:0]	7:6	IR_PTR value.	
	IR_SAM_DEBUG[5:0]	5:0	IR_SAM value.	
5Bh	REG34B7	7:0	Default : 0x00	Access : RO
(34B7h)	RDUMMY_0[3:0]tar Cor	7.4	Read dummy 0.	
	EXT_INT_IN_ P T T T T T T T T T T T T T T T T T T	<b>国</b>	歌	
	IR_PTR_DEBUG[4:2]	2:0	See description of '34B6h'.	/ LJ
5Ch	REG34B8Nternal U	S 2:0 (	Default : 0x00	Access : RO
(34B8h)	PM5V_RST	7	PM5V_RST.	
	KP_INT_IN	6	KP_INT_IN.	
	RO_POWERGOOD_ORI	5	RO_POWERGOOD_ORI.	
	RO_POR_RESET_ORI	4	RO_POR_RESET_ORI.	
	VCORE_PWRGD_ORI	3	VCORE_PWRGD_ORI.	
	XTL_EN_NEW	2	XTL_EN_NEW.	
	RESETZ_NEW	1	RESETZ_NEW.	
	BULK_ON	0	BULK_ON.	
5Ch	REG34B9	7:0	Default : 0x00	Access : RO
(34B9h)	IR_CHECK_SUM_FAULT	7	IR check sum fault flag.	
	IR_MATCH	6	IR_MATCH signal.	
	BULK_ON_CHECK_FAULT	5	PO_MATCH check fault flag	
	RDUMMY_1[4:0]	4:0	Read dummy 1.	
5Dh	REG34BA	7:0	Default : 0x00	Access : R/W
(34BAh)	IR_CLK_SEL[2:0]	7:5	0: RP_CLK4.	
			1: RP_CLK5.	
			2: RP_CLK6.	

PM Regis	ter (Bank = 34)			
Index (Absolute)	Mnemonic	Bit	Description	
			3: RP_CLK7. 4: RP_CLK0. 5: RP_CLK1. 6: RP_CLK2. 7: RP_CLK3.	
	IR_MATCH_LSH_EN	4	IR_MATCH latch for debug.	
	IR_CHECK_SUM_EN	3	IR check sum enable.	
	IR_MATCH_SEL[1:0]	2:1	00/11: Match simple (!= 00, 01: 32-bit IR match. 10: 8-bit IR match.	, only read IR).
	GPIO_IN_SEL	0	0: GPIO_IN. 1: GPIO_IN & power down.	
5Dh	REG34BB	7:0	Default : 0x00	Access : R/W
(34BBh)	IR_SAM_ <b>N</b> star Confor 深圳市	fide 鼎和	IR SAM selection. 0: Auto. 1: IR SAM./ 有限/	三
	IR_CODE_SEL Internal Us	se (	IR code selection.  0: > 2.  1: >= 2.	
	IR_SAM[5:0]	5:0	IR SAM value.	
5Eh	REG34BC	7:0	Default : 0x00	Access : R/W
(34BCh)	IR_REPEAT_IGNORE	7	IR repeat code ignore.	
	WDUMMY_1[5:0]	6:1	Write dummy 1.	
	RDUMMY_0_15_8_SEL	0	0: RDUMMY_0[15:8] = HAL 1: RDUMMY_0[15:8] = RDU	
5Eh	REG34BD	7:0	Default : 0x00	Access : R/W
(34BDh)	INTEGRATOR_THR[7:0]	7:0	Integrator threshold.	
5Fh	REG34BE	7:0	Default : 0x00	Access : R/W
(34BEh)	RC_WKUP_EN	7	RC wakeup enable.	
	RC_IN_INV	6	RC input inversion.	
	IR_MATCH_VCORE_PWRGD_SEL	5	0: IR_MATCH. 1: IR_MATCH & ~VORE_PW	/RGD.
	RC_ANY_KEY	4	RC any key wakeup.	
	RC_AUTODETECT	3	RC auto detect function.	
	RC_WKUP_CLR	2	RC wakeup flag clear.	

PM Register (Bank = 34)				
Index (Absolute)	Mnemonic	Bit	Description	
	RC6_EN	1	RC6 enable.	
	RC5EXT_EN	0	RC5 extension enable.	
5Fh	REG34BF	7:0	Default : 0x16	Access : R/W
(34BFh)	RC_WDOG_COUNT[7:0]	7:0	RC watch dog counter.	

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

#### AFEC Register (Bank = 35)

AFEC R	Register (Bank = 35)			
Index	Mnemonic	Bit	Description	
01h ~	-	7:0	Default : -	Access : -
19h	-	7:0	Reserved.	
1Ah	REG1A	7:0	Default : 0x40	Access : R/W
	SVIDEO_EN	7	0: Chroma source from CV 1: Chroma source from C-	•
	ADC_C_ALWAYS_ON	6	Chroma ADC 16fsc-to-4fsc	down-sampling is enabled.
	-	5:0	Reserved.	
1Bh ~	-	7:0	Default : -	Access : -
6Eh	-	7:0	Reserved.	
6Fh	REG6F	7:0	Default: 0x00	Access : R/W
	LINE_START_VF_SEL[1:0]	7:6	Line start V half line.	
	LINE_MIDDLE_VF_SEL[1:0]	5:4	Line middle V half line.	
	DPL_DPLDBVISTAL COITI	Iu <sub>3</sub> e	DPL_DE double mode enal	ole.
	DPL_DBDEfor 深圳市場	息科	Double DE enable.	司
	DPL_HSEN_	1	DPL_HS mode enable.	3
	DPL_DEEN INTERNAL US	e U	DPL_DE bypass mode enable.	
70h ~	-	7:0	Default : -	Access : -
75h	-	7:0	Reserved.	
76h	REG76	7:0	Default : 0x02	Access: R/W
	-	7:3	Reserved.	
	656_BLANK_MD	2	656 blank mode.	
	656_EN	1	656 enable. 0: Disable.	
			1: Enable.	
	-	0	Reserved.	1
77h	REG77	7:0	Default : 0x02	Access : R/W
	656_BLANK_MAX[7:0]	7:0	Maximum of 656 blank reg	jion.
78h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	1
79h	REG79	7:0	Default : 0x18	Access: R/W
	656_HDES_O_9_2[7:0]	7:0	BT.656 SAV position. For \ 656_HDES_O - 656_HDES_C 656_HDES_C	_VCR_OFST * 4. Otherwise,

AFEC R	legister (Bank = 35)				
Index	Mnemonic	Bit	Description		
7Ah	REG7A	7:0	Default: 0x20	Access : R/W	
	656_HDES_O_1_0[1:0]	7:6	656 H DE start.		
	-	5:2	Reserved.		
	656_INV_F	1	656 field inverse.		
	SELMIX	0	Mixed data out select.		
7Bh	REG7B	7:0	Default: 0xB3	Access : R/W	
	656_HDEW[7:0]	7:0	BT.656 active data width (	*4+4).	
7Ch ~	-	7:0	Default : -	Access : -	
7Fh	-	7:0	Reserved.		
8Ch	REG8C	7:0	Default : 0x4A	Access : R/W	
	TEST_Y[7:0]	7:0	Pattern generation Y.		
8Dh	REG8D	7:0	Default : 0xAD	Access : R/W	
	TEST_CB[7:0]	7:0	Pattern generation Cb.		
8Eh	REG8E IVISTAL CON	19.6	Default : 0x27	Access : R/W	
	TEST_CR[元] 下深圳市	<b>里70</b>	Pattern generation Cr./	司	
8Fh	REG8F	7:0	Default : 0x00	Access : R/W	
	Internal Us	Se7:4	Reserved.		
	FSC_TABLE_3_2[1:0]	3:2	Frequency synthesizer base	e.	
			0: 160MHz.		
			1: 15*14.31818MHz.		
			2: 216Mhz.	/alid for REG_FSC_TABLE[4]	
			= 1.	/dild 101 NEO_1 00_1/\belleft[1]	
	FSC_TABLE_1_0[1:0]	1:0	Frequency synthesizer out	Frequency synthesizer output.	
			0: 4*fsc.		
			1: 8*fsc.		
			2: 16*fsc.		
92h ~		7:0	3: 16*fsc. <b>Default : -</b>	Accord L	
92n ∼ 95h	_	7:0	Reserved.	Access : -	
96h	REG96	7:0 7:0	Default : 0xA0	Access : D /W	
<b>3011</b>	NOISE_DC_SEL[1:0]	7:0	Noise magnitude estimatio	Access : R/W	
	INOTOL_DC_OLL[1.0]	7.0	0: IIR_8.	II DC IEVEI SCIECTION.	
			1: IIR_8.		
			2: CCTRAP_13.		
			3: CCTRAP.		

AFEC R	egister (Bank = 35)			
Index	Mnemonic	Bit	Description	
	EDGES_NOISY[5:0]	5:0	Threshold of the average number of sliced edges peline to determine noisy mode (/ 4).	
97h	REG97	7:0	Default : 0x05	Access : R/W
S	SYNC_INMUX_3_2[1:0]	7:6	Slicer input pre-filter selections SYNC_INMUX[0] = 0. 0: CCTRAP. 1: CCTRAP_13. 2: IIR_8. 3: IIR_16.	tion. Enable when
	SYNC_INMUX_1	5	Slicer auxiliary pre-filter selection. 0: IIR_8. 1: IIR_16.	
	SYNC_INMUX_0	4	Slicer input pre-filter selection: See SYNC_INMUX[3:2].  1; IIR_4.	
	<u>Mstar Cor</u>	ifige	Reserved.	
98h ~	- for 深圳市	鼎和	Default 有限公	Access : -
9Ch	Internal H	7:0	Reserved.	
9Dh	REG9D IIILGIIIAI U	7:0	Default : 0x6C	Access : R/W
	DPL_NSPL_10_3[7:0]	7:0	PI-type display PLL number of samples per line (MSB) Typically 864.	
9Eh	REG9E	7:0	Default : 0x00	Access : R/W
	DPL_NSPL_2_0[2:0]	7:5	PI-type display PLL number Typically 864.	er of samples per line (LSB).
	-	4:0	Reserved.	
9Fh ~	-	7:0	Default : -	Access : -
BDh	-	7:6	Reserved.	
BEh	REGBE	7:0	Default : 0x6C	Access : R/W
	DPL_NSPL_656_10_3[7:0]	7:0	PI-type display PLL number BT.656 output (MSB). Typ	·
BFh	REGBF	7:0	Default : 0x00	Access : R/W
	DPL_NSPL_656_2_0[2:0]	7:5	PI-type display PLL number BT.656 output (LSB). Typi	·
	-	4:1	Reserved.	
	STD_656_EN	0	Enable standard 656 output.	
E3h ~	-	7:0	Default : -	Access : -

AFEC Register (Bank = 35)			
Index	Mnemonic	Bit	Description
	-	7:0	Reserved.

# Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## COMB Register (Bank = 36)

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
3610h	REG3610	7:0	Default : 0x17	Access : R/W
	SVDOIN	7	S-video input.	
	SVDOCBP	6	Band pass filter for S-video C	channel.
	DIRADCIN	5	Direct use ADC input(bypass AFEC).  New Comb enable.  0/1 -> auto/manu select working mode.	
	NEW_COMB_EN	4		
	MANUCOMB	3		
	WORKMD[2:0]	2:0	Working mode: 0/1: 1D, 2: 20	D, 3: 3D, other: Enhanced 3D.
3611h	REG3611	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved. Chroma off. Burst off.	
	CRMAOFF	1		
	BSTOFF	0		
3612h	REG3612 Metar Co	<b>Z:0</b>	Default : 0x18	Access : R/W
	FREESYNC	7_	H/V sync free run.  Free run counter mode, 0/1 -> NTSC/PAL.	
	FREECNTMD TOT 深圳i	市群		
	SNOWTYPE[1:0]	5:4	Snow Type, 0: never, 1: auto,	2: force.
	VWINPOS[3:0]	3:0	Vertical window position.	,
3613h	-	7:0	Default : -	Access : -
~ 3614h	-	-	Reserved.	
3615h	REG3615	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	ETPXVEN	3	Extra vertical entropy enable.	
	SEPETPV	2	Separate vertical entropy.	
	LP2DYMD[1:0]	1:0	Low pass mode of 2D - Y. 00: Off.	
			01: Weak.	
			10: Normal.	
			11: Strong.	
3616h	-	7:0	Default : -	Access : -
	-	-	Reserved.	
3617h	REG3617	7:0	Default : 0xC0	Access: R/W
	HORSTPOS[7:0]	7:0		position, 0255 -> -128127.
3618h	-	7:0	Default : -	Access : -

Index	Mnemonic	Bit	Description		
	-	-	Reserved.		
3619h	REG3619	7:0	Default : 0x8D	Access : R/W	
	FREEHTOT_LOW[7:0]	7:0	Free run HSync total (L).	•	
361Ah	REG361A	7:0	Default : 0x03	Access : R/W	
	-	7:4	Reserved.		
	FREEHTOT_HIGH[3:0]	3:0	Free run HSync total (H).		
361Bh	REG361B	7:0	Default : 0x83	Access : R/W	
	PHSDETEN	7	Line-lock phase detection e	nable.	
	PHSDETINV	6	Output inverse.		
	NEWLLEN	5	New line lock enable(for no burst).		
	SCLR_DO_DEM	4	New comb do dem disable.		
	PAL_CMP_INV	3	New_comb pal cmp up inve	rse bit.	
	PHSDETSFT[2:0]	2:0	O Shift-right bit number.		
361Ch	REG361C IVISIAI C	7:01	Default : 0xEC	Access : R/W	
	HSFRAFEC for 深圳	市県	H sync from AFEC.	<b>公司</b>	
_	VSFRAFEC	6	V sync from AFEC.		
	BLKFRAFEC INTERNAL	Uşe	Black level from AFEC(MCU)	).	
	-	4	Reserved.		
	LNFRMCU	3	525/625 line information fro	525/625 line information from MCU.	
	FREQFRMCU	2	3.58/4.43 MHz information	from MCU.	
	STDSEL[1:0]	1:0	NTSC/PAL decision.		
			00: From MCU.		
			01: Force NTSC. 10: Force PAL.		
			11: From AFEC.		
361Dh	-	7:0	Default : -	Access : -	
~	-	_	Reserved.		
361Fh					
3620h	REG3620	7:0	Default : 0x67	Access : R/W	
	-	7	Reserved.		
	YNCHMD[2:0]	6:4	Notch mode of Y.		
	-	3	Reserved.		
	CNCHMD[2:0]	2:0	Notch mode of C.		
3621h	REG3621	7:0	Default : 0x81	Access: R/W	
	-	7:4	Reserved.		

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
	CRMAFLTMD[1:0]	3:2	Chroma filter mode. 00: Off. 01: Band pass. 10: Median type A. 11: Median type B.	
	CDEMCHK[1:0]	1:0	Chroma vertical check(dem). 00: Off. 01: PAL only. 1x: Always do.	
3622h	-	7:0	Default : -	Access : -
~ 362Dh	-	-	Reserved.	_
362Eh	REG362E	7:0	Default : 0x0C	Access : R/W
	THDEM[7:0]	7:0	Threshold for 2D comb filter, Chroma complement with up,	•
362Fh	REG362F WISTAF C	7:0	Default : 0xF8	Access : R/W
	for 深圳 <sup>*</sup>	7:4	Reserved. 小有限/	八百
	DEMOFFSET[3:0] Internal	Use	Threshold for 2D comb filter, Chroma complement with up,	·
3630h	-	7:0	Default : -	Access : -
~ 363Fh	-	-	Reserved.	
3640h	REG3640	7:0	Default : 0x9C	Access : R/W
	-	7:3	Reserved.	
	BLNKDETMD	2	Blank level detect mode, 0: E possible.	ither 240 or 252, 1: 230~262 is
	VDETMD[1:0]	1:0	Vertical timing detect mode. 0x: Auto. 10: Force 525 line. 11: Force 625 line.	
3641h	REG3641	7:0	Default : 0x08	Access : R/W
	SENSSIGDET[7:0]	7:0	Sensitivity of signal detect.	
3642h	REG3642	7:0	Default : 0xFF	Access : R/W
	SYNCLVLTLRN[7:0]	7:0	Sync level tolerance.	
3643h	REG3643	7:0	Default : 0x60	Access : R/W
	VCRCOASTLEN[7:0]	7:0	VCR coast length.	
3644h	REG3644	7:0	Default : 0x80	Access : R/W

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
	HBIDLY[7:0]	7:0	Horizontal blanking region po	sition.
3645h	-	7:0	Default : -	Access : -
~ 3646h	-	-	Reserved.	
3647h	REG3647	7:0	Default : 0x00	Access : R/W
	CTIFIR_GPATCH_COR[3:0]	7:4	CTI FIR Gray Patch Coring (va	al*2).
	CTIFIR_GPATCH_GAIN[1:0]	3:2	CTI FIR Gray Patch Gain (0.2	5/0.5/1/2).
	CTIFIR_GPATCH_MD[1:0]	1:0	CTI FIR Gray Patch Mode ([0] [3]:100%).	]: Off [1]:30% [2]: 60%
3648h	REG3648	7:0	Default : 0x20	Access : R/W
	YCPIPE[1:0]	7:6	Y/C pipe delay.	
	DEGPIPE[1:0]	5:4	Degree pipe delay.	
	-	3:0	Reserved.	
3649h	REG3649 Mstar Co	7:01	Default : 0x01	Access : R/W
	IAN_MAXEV2_GAIN[1:0]	7:6	T-CrossH: V2 entropy gain se	lection.
	IAN_MAXEV1_GAIN[1:0]	5:4 T-CrossH: V1 entropy gain selection.	lection.	
	- Internal	3:1	Reserved.	
	IAN_EH_EN	0	H-direction T cross patch ena	ble.
364Ah	REG364A	7:0	Default : 0x56	Access : R/W
	CTIFIR_GAIN[3:0]	7:4	CTI FIR Gain (1/2/3/4/6/8/12	/16/24/32/48/64/96/128).
	-	3	Reserved.	
	CTIFIR_MD[1:0]	2:1	CTI FIR Mode for Max/Min Wismall [3] little).	indows([0]: wide [1]: med [2]
	CTIFIR_EN	0	CTI FIR Enable.	
364Bh	-	7:0	Default : -	Access : -
~	-	-	Reserved.	
364Dh				T
364Eh	REG364E	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	PIPDBGHST[1:0]	5:4	Motion factor pipeline control	
	PIPCHKHST[3:0]	3:0	Motion history pipeline contro	
364Fh	REG364F	7:0	Default : 0x00	Access : R/W
	-	7:5	Reserved.	
	3DBLUR_GAIN[4:0]	4:0	3D blur gain (1~1/16).	T
3650h	REG3650	7:0	Default : 0x07	Access : R/W

Index	Mnemonic	Bit	Description		
	DBG_2DCOMB_YCETP_SEL[1:0]	7:6	Selection of (entropyh/eh4/el	n2) /.	
			(entropyv/ev2/ev1) /.	•	
			(entropyv-h/sw_gain/cdet_sv	vgain).	
			With $d[5:4] = 2'd1/2'd2/2'd3$		
	DBG_2DCOMB_ENTROPY[1:0]	5:4	00: Normal.		
			01: EntropyH.		
			10: EntropyV.		
	ALITO CTO DOLATO		11: EntropyV-entropyH.		
	AUTOSTOPSYNC	3	Automatic stop H/V sync whe	n no input.	
	LNFREEMD[2:0]	2:0	Line buffer free run mode.		
			0: Off(always synchronize). 1: 909 return. 2: 910 return.		
			3: 917 return.		
			4: 1127 return.		
	Mstar Con		5 135 return.		
for 深圳市県 6: Decided by re		6: Decided by register.	公司		
3651h	- Internal	7:0	Default : -	Access : -	
~ 365Fh	- Internal	UŞC	Reserved.		
3660h	REG3660	7:0	Default : 0x00	Access : R/W	
	IFMODE[1:0]	7:6	IF compensation mode.		
	IFCOEF[5:0]	5:0	IF compensation coefficient,	2-bit integer, 4-bit frac.	
				<del>, , , , , , , , , , , , , , , , , , , </del>	
3661h	-	7:0	Default : -	Access : -	
~	-	<b>7:0</b>	<b>Default : -</b> Reserved.		
~ 366Bh	-	7:0 - 7:0		Access : -	
~ 366Bh	-	-	Reserved.		
~ 366Bh	- REG366C	7:0	Reserved.  Default: 0x00	Access : -	
~ 366Bh	- REG366C	- <b>7:0</b> 7	Reserved.  Default: 0x00  ACC mode selection.	Access : -	
~ 366Bh	- REG366C ACC_MODE -	7:0 7 6:4	Reserved.  Default: 0x00  ACC mode selection.  Reserved.	Access : -	
~ 366Bh	- REG366C ACC_MODE - CBINV	7:0 7 6:4 3	Reserved.  Default: 0x00  ACC mode selection.  Reserved.  Cb inverse for s-video.	Access : -	
	- REG366C ACC_MODE - CBINV CRINV	7:0 7 6:4 3 2	Reserved.  Default: 0x00  ACC mode selection.  Reserved.  Cb inverse for s-video.  Cr inverse for s-video.	Access : -	
~ 366Bh 366Ch	- REG366C ACC_MODE - CBINV CRINV	7:0 7 6:4 3 2 1:0	Reserved.  Default: 0x00  ACC mode selection.  Reserved.  Cb inverse for s-video.  Cr inverse for s-video.  Reserved.	Access : -	
~ 366Bh 366Ch	- REG366C ACC_MODE - CBINV CRINV	7:0 7 6:4 3 2 1:0 7:0	Reserved.  Default: 0x00  ACC mode selection.  Reserved.  Cb inverse for s-video.  Cr inverse for s-video.  Reserved.  Default: -	Access : -	

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
	YDETV_SCL_BLDRG[1:0]	3:2	New EV1 scale blending regio	n.
	-	1	Reserved.	
	NEW_EV1_EN	0	New EV1 entropy enable.	
366Fh	-	7:0	Default : -	Access : -
	-	-	Reserved.	<u>,                                      </u>
3670h	REG3670	7:0	Default : 0xF0	Access : R/W
	-	7:6	Reserved.	
	CGMODE[1:0]	5:4	Auto chroma gain mode.	
			00: Off.	
			01: Auto.	
			10: Manu. 11: MCU control.	
	BRSTFRAFEC	3	Burst height from AFEC.	
	- MAINTAILE	2fi	Reserved.	
	DBG_GAIN_SEL[1:0]	1:0	Debug gain selection.	
3671h	for 文制	7:0	Default: / 自尽/	Access : -
30/1II	- 101 //(2/11)	13.94F	Reserved.	Access
3672h	REG3672 Internal	<del>U</del> se	Default : 0x00	Access : R/W
<b>3072</b> 11	BSTHGHT[7:0]	7:0		gain, 0: auto, 112 for NTSC and
	D31110111[7.0]	7.0	117 for PAL; other: use RegB	
			gain.	•
3673h	REG3673	7:0	Default : 0x80	Access : R/W
	CTST[7:0]	7:0	Contrast adjustment coefficien	nt.
3674h	REG3674	7:0	Default : 0x80	Access : R/W
	BRHT[7:0]	7:0	Brightness adjustment coeffic	ient.
3675h	REG3675	7:0	Default : 0x80	Access : R/W
	SAT[7:0]	7:0	Saturation adjustment coeffici	ient.
3676h	-	7:0	Default : -	Access : -
~ 3677h	-	-	Reserved.	
3678h	REG3678	7:0	Default : 0x80	Access : R/W
	CRMAGAIN_LOW[7:0]	7:0	Chroma gain value for manua	l chroma gain(7:0).
3679h	REG3679	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	CRMAGAIN_HIGH[5:0]	5:0	Chroma gain value for manua	l chroma gain(13:8).

Index	Mnemonic	Bit	Description	
367Ah	-	7:0	Default : -	Access : -
~ 367Ch	-	-	Reserved.	
367Dh	REG367D	7:0	Default : 0x80	Access : R/W
	SNOWDELAY[7:0]	7:0	Latency of snow output after	signal missing.
367Eh	REG367E	7:0	Default : 0x00	Access : R/W
	ACC_CRMAGAIN_INC[2:0]	7:5	Chroma gain step of ACC.	
	ACCUPONLY	4	ACC up only.	
	ACCDELAY[3:0]	3:0	ACC latency.	
367Fh	REG367F	7:0	Default : 0xFF	Access : R/W
	ACCMAXGAIN[7:0]	7:0	ACC maximum gain.	
3680h	REG3680	7:0	Default : 0xC8	Access : R/W
	YGAIN[7:0]	7:0	Luma gain for U/V demodulation.	
3681h	REG3681 Mstar C	<u> </u>	Default: 0x96	Access : R/W
	CBGAIN[7:0]	7:0	Cb gain for U/V demodulation	
-	REG3682	11-7:0 F	Default : 0x6A	Access : R/W
	CRGAIN[7:0] nterna	7:00	Cr gain for U/V demodulation	l.
3683h	REG3683	7:0	Default : 0x04	Access : R/W
	-	7:6	Reserved.	
	CTIMODE[1:0]	5:4	CTI mode.	
			00: Off.	
			01: Weak.	
			10: Normal. 11: Strong.	
	-	3:2	Reserved.	
	CBCRLPMD[1:0]	1:0	Cb/Cr low pass mode.	
			00: Off.	
			01: Weak.	
			10: Normal.	
			11: Strong.	
			11: Strong.	T
 3684h	REG3684	7:0	11: Strong.  Default: 0x00	Access : R/W
3684h	REG3684	<b>7:0</b>		Access : R/W
3684h	REG3684 - CTSTDITHEN		Default : 0x00	
3684h	-	7	Default : 0x00 Reserved.	stment.

		_		
Index	Mnemonic	Bit	Description	
	SATDITHEN	2	Dithering when saturation ac	
	SATDITHPOS[1:0]	1:0	Dithering position(offset) of	
3685h	REG3685	7:0	Default : 0x00	Access : R/W
	-	7	Reserved.	
	YDEMDITHEN	6	Dithering when demodulation	n Y-gain.
	YDEMDITHPOS[1:0]	5:4	Dithering position(offset) of Y gain.	
	-	3	Reserved.	
	CDEMDITHEN	2	Dithering when demodulation	n C-gain.
	CDEMDITHPOS[1:0]	1:0	Dithering position(offset) of	C gain.
3686h	REG3686	7:0	Default : 0x00	Access : R/W
	MOT_ADP_STIL_TH[7:0]	7:0	Motion adaptive still image the	hreshold.
3687h	REG3687	7:0	Default : 0x00	Access : R/W
	- Motor C	7:1	Reserved.	
	MOT_DIFF_MIN_SEL	01911	Motion Difference or minimu	m selection.
3688h	8688h REG3688 for 深力 7:00 Default: 0x00 有 记 / Ad		Access : R/W	
	ETPV_COR[3:0]	7:4	Entropy V coring.	
	ETPH_COR[3:0]11ETNal	<b>U</b> 356	Entropy H coring.	
3689h	REG3689	7:0	Default : 0x00	Access : R/W
	ETPV1_COR[3:0]	7:4	Entropy V1 coring.	
	ETPH2_COR[3:0]	3:0	Entropy H2 coring.	
368Bh	-	7:0	Default : -	Access : -
~	-	-	Reserved.	
368Ch				
368Dh		7:0	Default : 0x00	Access : R/W
	COMBCTRL[7:0]	7:0	Some control signals for FPG	
368Eh	REG368E	7:0	Default : 0xE0	Access : R/W
	FPGACTRL[7:0]	7:0	Some control signals for FPG	
368Fh	-	7:0	Default : -	Access : -
	-	-	Reserved.	
3690h	REG3690	7:0	Default : 0x13	Access : R/W
	-	7:4	Reserved.	
	YDETV_PATCH_EN	3	YDET Patch V Enable.	
	MBS_V_HDIFF_EN	2	Jeff H MBS-C Enable([0]: {1,	0,2,0,1} [1]: {2,0,0,0,-2}).
	MIN_YDETH_EN	1	Minimum YDETH Mode Enab	le ([0]: Normal [1]:

COMB	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
			min(2tap,3tap)).	
	NEW_YDET_EN	0	CVBS Lowpass YDET Enable.	
3691h	REG3691	7:0	Default : 0x12	Access : R/W
	YDIFFV1_LUMA_ENG_GAIN[1:0]	7:6	YDET V Luma Gain(div 1/2/4/	8).
	YDIFFV1_CRMA_ENG_GAIN[1:0]	5:4	YDET V Chroma Gain(div 1/2/	(4/8).
	YDIFFH2_LUMA_ENG_GAIN[1:0]	3:2	YDET H Luma Gain(div 1/2/4/	<sup>'</sup> 8).
	YDIFFH2_CRMA_ENG_GAIN[1:0]	1:0	YDET H Chroma Gain(div 1/2)	/4/8).
3692h	REG3692	7:0	Default : 0x51	Access : R/W
	DET_FILTER_MD_H_B[1:0]	7:6	PAL H DET Filter Mode B([00]	:lpf[1,2,-1] [11]:bpf[1,-1]).
	-	5	Reserved.	
	PAL_MBS_TAP_MD_H_B	4	PAL H Multiburst Tap B([0]:2tap [1]:3tap) Note: If we se [0], det_filter_md MUST set [11]).  Reserved.	
	N/lotox C	3		
	DET_FILTER_MD_H_A[1:0]	2:1	PAL H DET Filter Mode A([00]	:lpf[1,2,-1] [11]:bpf[1,-1]).
	PAL_MBS_TAP_MD_H	鼎市	PAL H Multiburst Tap A([0]: [0], det_filter_md MUST set [	2tap [1]:3tap) Note: If we set 11]).
3693h	REG3693 Internal	7:00	Default: 0x00	Access : R/W
	-	7:3	Reserved.	
	DET_FILTER_MD_V[1:0]	2:1	PAL V DET Filter Mode([0]: 2t [1]: 3tap mode: {1,1,-2}/{0,2	
	PAL_MBS_TAP_MD_V	0	PAL V Multiburst Tap([0]:2tap	[1]:3tap).
3694h	REG3694	7:0	Default : 0x00	Access : R/W
	MB_GAIN_H[3:0]	7:4	YDET Patch H Multiburst Gain	(multiply 1~16).
	C_GAIN_H[1:0]	3:2	YDET Patch H Chroma Gain (	divide 2,4,8,16).
	ENG_SCALE[1:0]	1:0	YDET Patch Multiburst-Chrom	a Energy Scale(multiply
			4/8/16/32).	
3695h	REG3695	7:0	Default : 0xCC	Access : R/W
	CDET_V_LUMA_ENG_GAIN[1:0]	7:6	CDET V Luma Gain(multiply 1	/2/4/8).
	CDET_V_CRMA_ENG_GAIN[1:0]	5:4	CDET V Chroma Gain(multiply	1/2/4/8).
	CDET_H_LUMA_ENG_GAIN[1:0]	3:2	CDET H Luma Gain(multiply 1	/2/4/8).
	CDET_H_CRMA_ENG_GAIN[1:0]	1:0	CDET H Chroma Gain(multiply	/ 1/2/4/8).
3696h	REG3696	7:0	Default : 0x00	Access : R/W
	CDET_SWITCH_THR[7:0]	7:0	CDET Switch threshold.	
3697h	REG3697	7:0	Default : 0x00	Access : R/W

Index	Mnemonic	Bit	Description	
Index		7:6	-	(2/4/0)
	CDET_SWITCH_STEP[1:0]	5:0	CDET Switch Step (multiply 1	/2/ <del>1</del> /8).
3698h	PEC3600	7:0	Reserved.  Default: 0x2A	Acces - D/W
3098N	REG3698	7:0		Access: R/W 0]:V{12221} [01]:{14641} [1x]
	PAL_2DCNCH_MD[1:0]	7.0	01210).	U].V{12221}[U1].{1 <del>1</del> 041}[1X]
	PAL_DIFFV2_SEL	5	CVDiff V2 Select for PAL([0]: max(max2, DiffUD)).	Blend(max2, DiffUD) [1]:
	LPF_FACTOR[4:0]	4:0	CVBS Lowpass Blending Factor	or.
3699h	REG3699	7:0	Default: 0x01	Access : R/W
	CVH2PATCH_EN	7	SC's Diagonal Patch Enable(NTSC443 Only).  SC's Diagonal Patch Gain (multiply 1/0.5/0.25/0.125//0.0625/0.03125/2/4).  PAL cvdiff v1 select [0]: Ian v1 [1]: Jeff v1.	
	CVDIFF_H2_GAIN[2:0]	6:4		
	PAL_DIFFV1_SEL	3		
	PAL_CVDIFF_V2_GAIN[2:0]	2:0	CVDiff V2 Gain for PAL (multi	ply 0/1/2/4/8/0.5/0.25/0.125).
369Ah	REG369A	7:0	Default: 0x03	Access : R/W
	AMPV1_GAIN[3:0]	7:4 F AMP_YDIFF_V1 Gain (divide		
	AMPH2_GAIN[3:0]	3:0	AMP_YDIFF_H2 Gain (divide	
			8/16/24/32/40/48/56/64/80/	96/112/128/160/192/224/256).
369Bh	REG369B	7:0	Default : 0x00	Access: R/W
	-	7:5	Reserved.	
	CHROMA_ADPBLD_SEL	4	Chroma Fix Select for Adaptiv [1]: 12221Fix).	eCrma Blending ([0]: Original
	YDETHBND_TH[2:0]	3:1	YDET H Bound TH by Reg	].
	YDETHBND_EN	0	YDET H Bound Enable by Reg	9.
369Ch	REG369C	7:0	Default: 0x01	Access : R/W
	-	7	Reserved.	
	V5DBG_EN	6	Entropy V5 Debug Mode Enal	ble (Use V2).
	V5FLT_SEL	5	Entropy V5 Filter Select ([0]:	Max [1]: LP12221).
	PALETPV_SEL	4	PAL Entropy V Select ([0]: Or	riginal [1]: Entropy V5).
	ETP_H2GAIN[1:0]	3:2	Entropy H2 Gain (mul 1/2/4/8	3).
	PALV1_EN	1	Disable PAL V1 Calculation in	PAL(for pal use only).
	H2V1_EN	0	H2 v1 Enable ([0]: set y2	1_gain 0 [1]: default).
369Dh	REG369D	7:0	Default : 0x08	Access : R/W
JUBUII	KECOOD			1100000 1117

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
			lp121(NTSConly) [10]: m_Ma m_cvdiffv2).	xMin [11]: lp12221
	-	5	Reserved.	
	EH4_PROCFLT_SEL	4	Entropy H4 Proc Filter Select	([0]: Original [1]: LP{12221}).
	EV1_POSTFLT_SEL	3	Entropy V1 Post Filter Select	([0]: Original [1]: lp121).
	EV1_PROCFLT_SEL	2	Entropy V1 Proc Filter Select	([0]: Original [1]: minmax).
	EH2_POSTFLT_SEL	1	Entropy H2 Post Filter Select	([0]: Max [1]: Lp12221).
	EH2_PROCFLT_SEL	0	Entropy H2 Proc Filter Select	([0]: Original [1]: minmax).
369Eh	REG369E	7:0	Default : 0xC1	Access : R/W
	IAN_MAXEH4_GAIN[1:0]	7:6	T-Cross Patch H4 gain (1/2/4	/8).
	IAN_MAXEH2_GAIN[1:0]	5:4	T-Cross Patch H2 gain (1/2/4	/8).
	-	3:1	Reserved.	
	IAN_EV_EN	0	T-Cross Patch V Enable.	
369Fh	REG369F WStar Co		Default: 0x01	Access : R/W
	for 空間	7.5	Reserved. 川左 個 /	八司
	SAWBLENDDIV[4:0]	4:0	SAW blend division.	<b>→</b> -
36A0h	REG36A0 Internal	<b>₩</b>	Default: 0x48	Access : R/W
	ADP9X5_CSWEN	7	Adaptive 9X5 use CDET switc	h gain enable.
	ADPGAIN_SCUP_EN	6	Adaptive 9x5 Scale Up Enable	2.
	REFER_3X3LRDIFF_EN	5	Adaptive 9x5 Reference Adap LR Diff).	tive 3x3 Difference Enable(for
	REFER_H4_EN	4	Adaptive 3x3 Reference Adap LR Diff).	tive 9x5 Difference Enable(for
	ADPCRMA_SEL	3	Adaptive Chroma Select ([0]:	14641 [1]: 12221).
	ADPLUMA_SEL	2	Adaptive Luma Select ([0]: 14	4641 [1]: 12221).
	ADP2DSEL[1:0]	1:0	Adaptive Mode (9x5 / 9x3 / 3	x5 / 3x3).
36A1h	REG36A1	7:0	Default : 0x00	Access : R/W
	ADPGAINLR1P[3:0]	7:4	Adp3x3 Lookup Gain LR Table	e.
	ADPGAINLR0P[3:0]	3:0	Adp3x3 Lookup Gain LR Table	e.
36A2h	REG36A2	7:0	Default : 0x21	Access : R/W
	ADPGAINLR3P[3:0]	7:4	Adp3x3 Lookup Gain LR Table	e
	ADPGAINLR2P[3:0]	3:0	Adp3x3 Lookup Gain LR Table	e
36A3h	REG36A3	7:0	Default : 0x84	Access : R/W
	ADPGAINLR5P[3:0]	7:4	Adp3x3 Lookup Gain LR Table	

Index	Mnemonic	Bit	Description	
	ADPGAINLR4P[3:0]	3:0	Adp3x3 Lookup Gain LR Tab	le.
36A4h	REG36A4	7:0	Default : 0xEC	Access : R/W
	ADPGAINLR7P[3:0]	7:4	Adp3x3 Lookup Gain LR Tab	<u> </u>
	ADPGAINLR6P[3:0]	3:0	Adp3x3 Lookup Gain LR Tab	
36A5h	REG36A5	7:0	Default : 0x0F	Access : R/W
	ADPGAINLR9P[3:0]	7:4	Adp3x3 Lookup Gain LR Tab	
	ADPGAINLR8P[3:0]	3:0	Adp3x3 Lookup Gain LR Tab	le.
36A6h	REG36A6	7:0	Default : 0x60	Access : R/W
	-	7	Reserved.	
	ADPGAINLR8TOAP[2:0]	6:4	Adp3x3 Lookup Gain LR Tab	le (Sign Bit), 8~Ap[4].
	ADPGAINLRAP[3:0]	3:0	Adp3x3 Lookup Gain LR Tab	le.
36A7h	REG36A7	7:0	Default : 0x00	Access : R/W
	ADPGAINLR0TO7P[7;0]	7:0	Adp3x3 Lookup Gain LR Tab	le (Sign Bit), 0~7p[4].
36A8h	REG36A8 IVISIAI C		Default: 0x00	Access : R/W
	ADPGAINUD1P[3;0] · 深力	7:4	Adp3x3 Lookup Gain UD Tak	Je. 🔒
	ADPGAINUD0P[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36A9h	REG36A9 INTERNAL	Uzse	Default: 0x21	Access : R/W
	ADPGAINUD3P[3:0]	7:4	Adp3x3 Lookup Gain UD Tab	ole.
	ADPGAINUD2P[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36AAh	REG36AA	7:0	Default : 0x84	Access : R/W
	ADPGAINUD5P[3:0]	7:4	Adp3x3 Lookup Gain UD Tab	ole.
	ADPGAINUD4P[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36ABh	REG36AB	7:0	Default : 0xEC	Access : R/W
	ADPGAINUD7P[3:0]	7:4	Adp3x3 Lookup Gain UD Tab	ole.
	ADPGAINUD6P[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36ACh	REG36AC	7:0	Default : 0x0F	Access : R/W
	ADPGAINUD9P[3:0]	7:4	Adp3x3 Lookup Gain UD Tab	ole.
	ADPGAINUD8P[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36ADh	REG36AD	7:0	Default : 0x00	Access : R/W
	-	7	Reserved.	
	ADPGAINUD8TOAP[2:0]	6:4	Adp3x3 Lookup Gain UD Tab	ole (Sign Bit), 8~Ap[4]
	ADPGAINUDAP[3:0]	3:0	Adp3x3 Lookup Gain UD Tab	ole.
36AEh	REG36AE	7:0	Default : 0x00	Access : R/W
	ADPGAINUD0TO7P[7:0]	7:0	Adp3x3 Lookup Gain UD Tab	ole (Sign Bit), 0~7p[4]

	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	T
36AFh	REG36AF	7:0	Default : 0x20	Access : R/W
	LP2DYREF[7:0]	7:0	Reference for adaptive luma	low pass filter.
36B0h	REG36B0	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	ADP9X5_CREGION_SEL[1:0]	5:4	Adaptive9x5 chroma region s	select.
	-	3	Reserved.	
	ADP9X5_DBGSEL[2:0]	2:0	Adaptive 9x5 Debug Output 9	Select.
36B1h	REG36B1	7:0	Default : 0x00	Access: R/W
	-	7:6	Reserved.	
	ADP9X5GAIN0[5:0]	5:0	Adp9x5 Lookup Gain Table (0	0~32)<=> (-16~16).
36B2h	REG36B2	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN1[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
36B3h	REG36B3 IVISIAI C	717:010	Default: 0x00	Access : R/W
	for 深圳 <sup>*</sup>	7:6	Reserved. \/ 有限/	<b>公司</b>
/	ADP9X5GAIN2[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
	REG36B4 Internal	U <sub>2</sub> Se	Default: 0x0C	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN3[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
36B5h	REG36B5	7:0	Default : 0x0F	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN4[5:0]	5:0	Adp9x5 Lookup Gain Table (0	0~32)<=> (-16~16).
36B6h	REG36B6	7:0	Default: 0x10	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN5[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
36B7h	REG36B7	7:0	Default: 0x11	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN6[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
36B8h	REG36B8	7:0	Default: 0x14	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN7[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).
36B9h	REG36B9	7:0	Default : 0x20	Access : R/W
	-	7:6	Reserved.	
	ADP9X5GAIN8[5:0]	5:0	Adp9x5 Lookup Gain Table ((	0~32)<=> (-16~16).

СОМВ	Register (Bank = 36)				
Index	Mnemonic	Bit	Description		
36BAh	REG36BA	7:0	Default : 0x20	Access : R/W	
	-	7:6	Reserved.		
	ADP9X5GAIN9[5:0]	5:0	Adp9x5 Lookup Gain Table (0	~32)<=> (-16~16).	
36BBh	REG36BB	7:0	Default : 0x20	Access : R/W	
	-	7:6	Reserved.		
	ADP9X5GAINA[5:0]	5:0	Adp9x5 Lookup Gain Table (0	~32)<=> (-16~16).	
36BCh	REG36BC	7:0	Default : 0x01	Access : R/W	
	-	7:6	Reserved.		
	FP_HOR_PIPE[1:0]	5:4	Final Patch Horizontal version	pipe selection.	
	-	3:1	Reserved.		
	FP_HOR_EN	0	Enable Final Patch Horizontal version.		
36BDh	REG36BD	7:0	Default : 0x50	Access : R/W	
	IAN_TH_HOR[7:0] VISTAR C	7:0. Ontio	Ian PureLuma TH_Ver (25): L Detection.	J/D Diff Threshold for	
36BEh	REG36BE for 汉十川·	7:0	Default: 0x50 右 個 /	Access : R/W	
Ī	IAN_DIFF_SHIFTR[1:0]	7:6	Ian PureLuma R Diff Shift(div	1/2/4/8) before TH.	
	IAN_DIFF_SH <mark>IFTL[1:0] \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\</mark>	J534C	Ian Pure Luma L Diff Shift(div	1/2/4/8) before TH.	
	IAN_DIFF_MSHTR[1:0]	3:2	Ian PureLuma R Diff Shift(divinC).	4/8/16/32) after TH (8~=32	
	IAN_DIFF_MSHTL[1:0]	1:0	Ian PureLuma L Diff Shift(div inC).	4/8/16/32) after TH (8~=32	
36BFh	REG36BF	7:0	Default : 0x04	Access : R/W	
	LP2DYTH[7:0]	7:0	Threshold for adaptive luma I	ow pass filter.	
36C0h	REG36C0	7:0	Default : 0xA0	Access : R/W	
	CRMA2D_SEL[1:0]	7:6	Chroma 2D Select (5x5/5x5/a	daptive/DEMbld).	
	LUMA2D_SEL[1:0]	5:4	Luma 2D Select (5x5/5x5/ada	aptive/adaptive).	
	CRMAOUT_MODE[1:0]	3:2	Chroma Output Mode ([00]: I [11]: 2D).	Normal [01]: 1DH [10]: 1DV	
	LUMAOUT_MODE[1:0]	1:0	0 Luma Output Mode ([00]: Normal [01]: 1DH [10]: 1DN 2D).		
36C1h	REG36C1	7:0	Default : 0x33	Access : R/W	
	YETPV_GAIN[3:0]	7:4	Luma Entropy Gain V for Lool	kup Table (mul (1~16)/4).	
	YETPH_GAIN[3:0]	3:0	Luma Entropy Gain H for Loo	kup Table (mul (1~16)/4).	
36C2h	REG36C2	7:0	Default : 0x33	Access : R/W	

СОМВ	Register (Bank = 36)				
Index	Mnemonic	Bit	Description		
	CETPV_GAIN[3:0]	7:4	Chroma Entropy Gain V for Lo	ookup Table (mul (1~16)/4).	
	CETPH_GAIN[3:0]	3:0	Chroma Entropy Gain H for L	ookup Table (mul (1~16)/4).	
36C3h	REG36C3	7:0	Default : 0x1F	Access : R/W	
	-	7:5	Reserved.		
	AUTO2D_EN	4	When it is unknown TV Syste	em, force 2D Output Enable.	
	CETP_SCDN_EN	3	Chroma Entropy Scaled Down Enable.		
	CETP_SCUP_EN	2	Chroma Entropy Scaled Up E	nable.	
	YETP_SCDN_EN	1	Luma Entropy Scaled Down E	Enable.	
	YETP_SCUP_EN	0	Luma Entropy Scaled Up Ena	ble.	
36C4h	REG36C4	7:0	Default : 0x00	Access : R/W	
	YBLD_FORCE_SW_GAIN[3:0]	7:4	Luma Blending Forced Switch	n Gain(0~128).	
	-	3:1	Reserved.		
	YBLD_FORCE_SW	0	Luma Blending Forced Switch	Enable.	
36C5h	REG36C5 IVISTAL CO	7121910	Default : 0x00	Access : R/W	
	CROSSPT_ENfor 深圳	市県	Cross point patch enable.	<b>公司</b>	
	-	6:0	Reserved.		
36C6h	REG36C6 INTERNAL	U <sub>2</sub> Se	Default: 0x20	Access : R/W	
	YGAINYH1P[3:0]	7:4	Luma Lookup Gain Table YH.		
	YGAINYH0P[3:0]	3:0	Luma Lookup Gain Table YH.		
36C7h	REG36C7	7:0	Default : 0x85	Access : R/W	
	YGAINYH3P[3:0]	7:4	Luma Lookup Gain Table YH.		
	YGAINYH2P[3:0]	3:0	Luma Lookup Gain Table YH.		
36C8h	REG36C8	7:0	Default : 0x88	Access : R/W	
	YGAINYH5P[3:0]	7:4	Luma Lookup Gain Table YH.		
	YGAINYH4P[3:0]	3:0	Luma Lookup Gain Table YH.		
36C9h	REG36C9	7:0	Default : 0x88	Access : R/W	
	YGAINYH7P[3:0]	7:4	Luma Lookup Gain Table YH.		
	YGAINYH6P[3:0]	3:0	Luma Lookup Gain Table YH.		
36CAh	REG36CA	7:0	Default : 0x20	Access : R/W	
	YGAINYV1P[3:0]	7:4	Luma Lookup Gain Table YV.		
	YGAINYV0P[3:0]	3:0	Luma Lookup Gain Table YV.		
36CBh	REG36CB	7:0	:0 Default : 0x85 Access : R/W		
	YGAINYV3P[3:0]	7:4	Luma Lookup Gain Table YV.		
	YGAINYV2P[3:0]	3:0	Luma Lookup Gain Table YV.		

СОМВ	Register (Bank = 36)	1		
Index	Mnemonic	Bit	Description	
36CCh	REG36CC	7:0	Default : 0x88	Access: R/W
	YGAINYV5P[3:0]	7:4	Luma Lookup Gain Table YV.	
	YGAINYV4P[3:0]	3:0	Luma Lookup Gain Table YV.	<u></u>
36CDh	REG36CD	7:0	Default : 0x88	Access : R/W
	YGAINYV7P[3:0]	7:4	Luma Lookup Gain Table YV.	
	YGAINYV6P[3:0]	3:0	Luma Lookup Gain Table YV.	
36CEh	-	7:0	Default : -	Access : -
~ 2665b	-	-	Reserved.	
36CFh 36D0h	REG36D0	7:0	Default : 0xB9	Access : R/W
	PEAKING_PALCMP_INV	7	Peaking palcmp inverse.	
	IAN_ENH_CLIP[2:0]	6:4	Clipping TH (0/16/32/64/96/	128/160/192).
	IAN_ENH_CORING[1:0]	3:2	Coring TH (0/4/8/16).	,
	NTSC_PEAKING_SELT AT C	onfi	Ntsc peaking method select (	([0]: Ian Mode [1]: X Mode).
	IAN_ENH_PEAKING_EN	<b>0</b> ≡	Ian Enhanced Peaking Enable	e.\ =
36D1h	REG36D1 TOT 沐少川	7:0	Default: 0x40	Access : R/W
	IAN_ENH_Y1GAIN[7:0]	7:0	Y1 gain (div(16~128) >>3).	
36D2h	REG36D2	7:0	Default : 0x40	Access : R/W
	IAN_ENH_Y2GAIN[7:0]	7:0	Y2 gain (div(16~128) >>3).	
36D3h	REG36D3	7:0	Default : 0x60	Access : R/W
	IAN_ENH_Y3GAIN[7:0]	7:0	Y3 gain (div(16~128) >>3).	
36D4h	REG36D4	7:0	Default : 0x20	Access : R/W
	IAN_MIN_CDIFFH[7:0]	7:0	Peaking minimum C Differen	ce Horizontal.
36D5h	REG36D5	7:0	Default : 0x08	Access : R/W
	IAN_MIN_CDIFFV[7:0]	7:0	Peaking minimum C Differen	ce Vertical.
36D6h	REG36D6	7:0	Default : 0x0A	Access : R/W
	-	7:4	Reserved.	
	IAN_CDIFFV_RANGE[1:0]	3:2	Peaking C Difference Vertical	Range (16/32/64/128).
	IAN_CDIFFH_RANGE[1:0]	1:0	Peaking C Difference Horizon	ital Range (16/32/64/128).
36D7h	REG36D7	7:0	Default : 0x00	Access : R/W
	YETP2D_VGAIN[3:0]	7:4	Y ETP2D VGain (V->2D).	
	YETP2D_HGAIN[3:0]	3:0	Y ETP2D HGain (H->2D).	
36D8h	REG36D8	7:0	Default : 0x00	Access : R/W
	CETP2D_VGAIN[3:0]	7:4	C ETP2D VGain (V->2D).	

СОМВ	Register (Bank = 36)			
Index	Mnemonic	Bit	Description	
	CETP2D_HGAIN[3:0]	3:0	C ETP2D HGain (H->2D).	
36DAh	REG36DA	7:0	Default : 0x01	Access : R/W
	DBG_FP_MD[3:0]	7:4	Final Patch Debug Mode([3]: VDiff(0)/HDiff(1)/Gain(2) [0]:	
	-	3:1	Reserved.	
	FINALPATCH_EN	0	Ian Final Patch Enable.	
36DBh	REG36DB	7:0	Default : 0x42	Access : R/W
	-	7	Reserved.	
	IAN_PLHDIFF_SC[2:0]	6:4	Ian PureLuma H-Diff Scale Se 0/0.125/0.25/0.5/1/2/4/8).	lect (mul
	-	3	Reserved.	
	IAN_PLHDIFF_TH[2:0]	2:0	Ian PureLuma H-Diff Thresho	ld Select(32/64/128/256).
36DCh	REG36DC	7:0	Default : 0x00	Access : R/W
]	IAN_DIFF_SHIFFU[1:0]	) 7: 6 i (	Ian PureLuma D Diff Shift(div inC). Ian PureLuma U Diff Shift(div	\ <del>=</del> 1
	IAN_DIFF_MSHTD[1:0]	Use 3:2	inC).  Ian PureLuma D Diff Shift(div	
	IAN_DIFF_MSHTU[1:0]	1:0	Ian PureLuma U Diff Shift(div	1/2/4/8) before TH.
36DDh	REG36DD	7:0	Default : 0x00	Access : R/W
	IAN_TH_VER[7:0]	7:0	Ian PureLuma TH_Ver (25): L Detection.	J/D Diff Threshold for
36DEh	REG36DE	7:0	Default : 0x05	Access : R/W
	PLHDIFF_TH[7:0]	7:0	Pure Luma H difference thres	hold.
36E0h	REG36E0	7:0	Default : 0x00	Access : RO
	HSLOCK	7	HSync lock happen.	
	LOCK3D	6	Good timing happen.	
	MEMRDBWEVN	5	Memory Rd Bandwidth Evn.	
	MEMWRBWEVN	4	Memory Wr Bandwidth Evn.	
	NOTHSLOCK	3	HSync unlock happen.	
	NOTLOCK3D	2	Good timing disappear.	
	HSCHG	1	H-Sync counter change.	
	MEMBWEVN	0	DRAM bandwidth not enough	
36E1h	REG36E1	7:0	Default : 0x00	Access : RO

COMB	Register (Bank = 36)				
Index	Mnemonic	Bit	Description		
	STLIMG	7	Still image happen.		
	NOTSTLIMG	6	Still image disappear.		
	CCHNLACT	5	C-channel active(maybe S-vio	deo input).	
	NOTCCHNLACT	4	C-channel quiet(maybe CVBS	input).	
	-	3	Reserved.		
	FLDCNTCHG	2	Field counter change.		
	-	1:0	Reserved.		
36E2h	REG36E2	7:0	Default : 0x00	Access : RO	
	LN525	7	525 line system.		
	LN625	6	625 line system.		
	F358	5	3.58 MHz system.		
	F443	4	4.43 MHz system.		
	NOINPUT	3	No input.		
	VDOMD[2:0] IVISTAL CO	2:0	Video mode.		
	for 深圳i	市鼎	₩YSC_M业有限2	公司	
	Internal	Use	2: PAL_M. 3: PAL_BDGHIN.		
			4: PAL_Nc.		
			5: PAL_60. 6: Input without burst.		
			7: Unknown.		
36E3h	REG36E3	7:0	Default : 0x00	Access : RO	
	-	7:1	Reserved.		
	INTERLACE	0	INTERLACE input.		
36E4h	REG36E4	7:0	Default : 0x00	Access : RO	
	DETBLANK[7:0]	7:0	Detected blank level.		
36E5h	REG36E5	7:0	Default : 0x00	Access : RO	
	CURBLANK[7:0]	7:0	Current used blank level.	1	
36E6h	REG36E6	7:0	Default : 0x00	Access : RO	
	SYNCLVL[7:0]	7:0	Detected sync level.	•	
36E7h	REG36E7	7:0	Default : 0x00	Access : RO	
	SYNCHGHT[7:0]	7:0	Detected sync height.		
36E8h	REG36E8	7:0	Default : 0x00	Access : RO	
	BURSTHGHT[7:0]	7:0	Detected burst height.		

СОМВ	Register (Bank = 36)				
Index	Mnemonic	Bit	Description		
36E9h	REG36E9	7:0	Default : 0x00	Access : RO	
	DETHORTOTAL_LOW[7:0]	7:0	Detected horizontal total(7:0)		
36EAh	REG36EA	7:0	Default : 0x00	Access : RO	
	DETHORTOTAL_HIGH[7:0]	7:0	Detected horizontal total(15:8).		
36EBh	REG36EB	7:0	Default : 0x00	Access : RO	
	RPTCOVFH[7:0]	7:0	Reported chroma overflow co	Reported chroma overflow count per line.	
36ECh	REG36EC	7:0	Default: 0x00	Access : RO	
	RPTCOVFV[7:0]	7:0	Reported chroma overflow co	unt per field.	
36F0h	-	7:0	Default : -	Access : -	
~ 36F4h	-	-	Reserved.		

Mstar Confidential for 深圳市鼎科实业有限公司 Internal Use Only

## VBI Register (Bank = 37)

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
01h ~	-	7:0	Default : -	Access : -
0Fh	-	7:0	Reserved.	
10h	REG10	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	TTDECRST	1	Teletext decoder software	reset.
	TTEN	0	Teletext enable. 0: Disable. 1: Enable.	
11h	REG11	7:0	Default : 0xFF	Access : R/W
	DMASRC_ADR_7_0	7:0	DMA source linear address	(lower 8 bits).
12h	REG12	7:0	Default : 0xFF	Access : R/W
	DMASRC_ADR_15_8	7:0	DMA source linear address	(middle 8 bits).
13h	REG13 MStar Con	7.0	Default : 0xFF	Access : R/W
	DMASRC_ADR_23_16	7:0	DMA source linear address	(upper 8 bits).
14h	REG14	7:0	Default : 0xFF	Access : R/W
	DMADES_ADR_7011 US	<b>6</b> 7: <b>0</b>	DMA destination linear add	ress (lower 8 bits).
15h	REG15	7:0	Default : 0xFF	Access : R/W
	DMADES_ADR_15_8	7:0	DMA destination linear add	ress (middle 8 bits).
16h	REG16	7:0	Default : 0xFF	Access: R/W
	DMADES_ADR_23_16	7:0	DMA destination linear add	ress (upper 8 bits).
17h	REG17	7:0	Default : 0x00	Access : R/W
	DMAQW_CNT_7_0	7:0	DMA block move count (ur	it: 8 bytes; lower 8 bits).
18h	REG18	7:0	Default : 0x00	Access : R/W
	DMAQW_CNT_15_8	7:0	DMA block move count (ur	it: 8 bytes; upper 8 bits).
19h	REG19	7:0	Default : 0x00	Access : R/W
	-	7:5	Reserved.	
	DMA_FUNC	4:0	DMA function.	T
1Ah	REG1A	7:0	Default : 0x00	Access : RO, WO
	-	7:2	Reserved.	
	DMA_RDY	1	DMA ready status.	
	DMA_FIRE	0	DMA engine fire signal.	
1Bh	REG1B	7:0	Default : 0x20	Access : R/W
	DMAERASE_DAT	7:0	DMA erase data.	

Index	Mnemonic	Bit	Description	
1Ch	REG1C	7:0	Default : 0x00	Access : R/W
	-	7:3	Reserved.	
	TAG_INT_EN	2	Tag interrupt enable.	
	DMA_INT_EN	1	DMA interrupt enable.	
	VBI_INT_EN	0	VBI interrupt enable.	
1Eh	REG1E	7:0	Default : 0xFF	Access : R/W
	DMA_WBE_PRE	7:4	DMA previous write byte	enable.
	DMA_WBE_POST	3:0	DMA post write byte enab	le.
1Fh	REG1F	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	DC_RAW	3	Designation code raw data mode.	
	VBI_HEADER_RAW	2	VBI header raw data mode.	
	VBI_ALL_RAW	1	VBI data raw data mode.	
	SRH_ENG_CLEAR LAT CON	lige	Tag search engine clear.	
20h	REG20 for 深圳市!	<b>P7:0</b>	Default: 右限小	Access : RO
	VBIREADY	7	VBI line end and teletext	slicer ready indication
	Internal Us	<b>C</b> 6:5	Reserved.	
	VBI_LN_CNT	4:0	VBI line counter.	
21h	REG21	7:0	Default : -	Access : RO
	TTSLICERRDY	7	Teletext slicer ready indic	ation.
	VBI_FIELD_CNT_6_0	6:0	VBI field counter.	
22h	REG22	7:0	Default : 0x00	Access : R/W
	BURST_RE_MD	7	Burst read mode enable.	
	BURST_WE_MD	6	Burst write mode enable.	
	MCU_ADR_PORT	5:0	MCU memory access addr	ess port.
23h	REG23	7:0	Default : 0x00	Access : R/W
	MCU_DATA_PORT	7:0	MCU memory access data	port.
24h	REG24	7:0	Default : 0x00	Access: R/W
	TAGRW_POS_7_0	7:0	Tag read/write position (le	ower 8 bits).
25h	REG25	7:0	Default : 0x00	Access : R/W
	TAG_PT_DELTA32	7:4	Tag length 32 delta.	
	TAGRW_POS_11_8	3:0	Tag read/write position (u	ipper 4 bits).
26h	REG26	7:0	Default : -	Access : RO
	PAGEBUF_ADDR_7_0	7:0	Page buffer linear address	(lower 8 hits)

Index	Mnemonic	Bit	Description	
27h	REG27	7:0	Default : -	Access : RO
	PAGEBUF_ADDR_15_8	7:0	Page buffer linear address	(middle 8 bits).
28h	REG28	7:0	Default : -	Access : RO
	PAGEBUF_ADDR_23_16	7:0	Page buffer linear address	(upper 8 bits).
29h	REG29	7:0	Default : 0x00	Access : R/W
	PAGEBUF_CNT_7_0	7:0	Pager buffer counter (lowe	r 8 bits).
2Ah	REG2A	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	,
PAGEBUF_CNT_11_8 3:0		3:0	Pager buffer counter (uppe	er 4 bits).
2Bh	REG2B	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	FW_SEARCH_SEL	3	MCU memory access data	switch to FW search result
	Matan		data.	
	CYC_DISABLE STAT CON	Tide	Disable cyclic search when	touch physical size.
	SEARCH_NOSUB	見料	Search without sub-code.	a
REQ_64			The length of search reque	est. 0->32; 1->64.
2Ch	REG2C Internal US	<b>⊖</b> 7: <b>0</b>	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	MAGAZINE	3:0	Magazine.	
2Dh	REG2D	7:0	Default : 0x00	Access : R/W
	PAGE_TENS	7:4	Page number tens.	
	PAGE_UNITS	3:0	Page number units.	T
2Eh	REG2E	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	
	SUB_CODE4	5:4	Sub-code S4.	
	SUB_CODE3	3:0	Sub-code S3.	
2Fh	REG2F	7:0	Default : 0x00	Access : R/W
	-	7	Reserved.	
	SUB_CODE2	6:4	Sub-code S2.	
	SUB_CODE1	3:0	Sub-code S1.	
30h	REG30	7:0	Default : 0xFF	Access : R/W
	TAG_BASE_15_8	7:0	Tag base address.	
31h	REG31	7:0	Default : 0xFF	Access : R/W

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
32h	REG32	7:0	Default : 0xFF	Access : R/W
	PAGE_BASE_15_8	7:0	Page base address.	
33h	REG33	7:0	Default : 0xFF	Access : R/W
	PAGE_BASE_23_16	7:0	Page base address.	
34h	REG34	7:0	Default : 0xFF	Access : R/W
	PAGE_SIZE	7:0	One page size.	
35h	REG35	7:0	Default : 0xFF	Access : R/W
	TAG_PHY_SIZE	7:0	Tag physical size (lower 8	bits).
36h	REG36	7:0	Default : 0x0F	Access : R/W
	-	7:4	Reserved.	
	TAG_PHY_SIZE_11_8	3:0	Tag physical size (upper 4	bits).
37h	REG37	7:0	Default: 0x00	Access : RO, WO
	- Natan Can	7:4	Reserved.	
	BUF_ADDR_RDY LAT CON	nge	Page buffer linear address	ready.
	HIT_STS for 深圳市」	見科	Search hit status 7	司
	TAG_RDY	1	Tag ready status.	. J
	TAG_FIRE Internal US	e <sub>0</sub> U	Tag engine fire signal.	
38h	REG38	7:0	Default : 0x00	Access : R/W
	TTBASEADDR2_7_0	7:0	Teletext base address 2 (lo	ower 8 bits).
39h	REG39	7:0	Default : 0xFF	Access : R/W
	TTBASEADDR2_15_8	7:0	Teletext base address 2 (m	niddle 8 bits).
3Ah	REG3A	7:0	Default : 0xFF	Access : R/W
	TTBASEADDR2_23_16	7:0	Teletext base address 2 (u	pper 8 bits).
3Bh	REG3B	7:0	Default: 0x12	Access : R/W
	TTVBIBUFLEN_7_0	7:0	Teletext VBI buffer length	(lower 8 bits).
3Ch	REG3C	7:0	Default: 0x00	Access : R/W
	TTVBIBUFLEN_15_8	7:0	Teletext VBI buffer length	(upper 8 bits).
3Dh	REG3D	7:0	Default : -	Access : RO
	TTPKTCNT_7_0	7:0	Teletext packet counter (Ic	ower 8 bits).
3Eh	REG3E	7:0	Default : -	Access : RO
	TTPKTCNT_15_8	7:0	Teletext packet counter (u	pper 8 bits).
40h	REG40	7:0	Default : 0x21	Access : R/W
	CRIAMPTHDL_9_8	7:6	Closed caption clock run-in	amplitude L (upper 2 bits).
	CCLNSTR1_4_3	5:4	Closed caption line start 1	(upper 2 bits).

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
	CRIDETENNUM_10_8	3:1	Closed caption clock run-ir (upper 3 bits).	n detection enable number
	SLCTHDMD	0	Closed caption slicer thres	hold mode.
41h	REG41	7:0	Default : 0x52	Access: R/W
	CCLNSTR1_2_0	7:5	Closed caption line start 1	(lower 3 bits).
	CCLNEND1	4:0	Closed caption line end 1.	
42h	REG42	7:0	Default : 0x1C	Access : R/W
	CCINTTYPE	7	Closed caption interrupt ty 0: Assert 8T after CC line i 1: According to CCREQ.	rpe. n even field if CC is found.
	- 6:0 Reserved.		Reserved.	
43h	REG43	7:0	Default : 0xA8	Access : R/W
	CRIDETENNUM_7_0	7:0	Closed caption clock run-un detection enable numb (lower 8 bits).	
44h	<u> </u>	7:0	Default : -	Access : -
	- for 深圳市	<b>1</b> 2.61	Reserved. 有限小	司
45h	REG45	7:0	Default : 0xA0	Access : R/W
	CRIAMPTHDL_7_0 CRIAMPTHDL_7_0	<b>e</b> <sub>7:0</sub>	Closed caption clock run-ir	n amplitude L (lower 8 bits).
46h	REG46	7:0	Default : 0x00	Access : R/W
	-	7:6	Reserved.	1
	CCFRAMTRIGNUM_4_0	5:1	Closed caption frame trigger number. This controls CCFRAMTRIG (VBI_IRQ_STS[3]). When CCFRAMCNT == CCFRAMTRIGNUM, CCFRAMTRIG would be asserted.	
	CCEN	0	Closed caption enable.	
47h ∼	-	7:0	Default : -	Access : -
4Eh	-	7:0	Reserved.	
4Fh	REG4F	7:0	Default : 0xF8	Access : R/W
	CRIAMPTHDH_7_0	7:0	Closed caption clock run-ir (lower 8 bits).	amplitude upper threshold
50h	REG50	7:0	Default : 0x72	Access : R/W
	CRIAMPTHDH_9_8	7:6	Closed caption clock run-ir (upper 2 bits).	amplitude upper threshold
	CCCRIZCTYPE	5	Closed caption CRI zero cr edge; 0: negative edge.	rossing type. 1: positive

VBI Re	gister (Bank = 37)				
Index	Mnemonic	Bit	Description		
	CCLNSTR2	4:0	Closed caption line start 2.		
51h	REG51	7:0	Default : 0xB2	Access : R/W	
	-	7:5	Reserved.		
	CCLNEND2	4:0	Closed caption line end 2.		
52h	-	7:0	Default : -	Access : -	
	-	7:0	Reserved.		
53h	REG53	7:0	Default : 0x90	Access : R/W	
	CCSCWINLEN	7:0	Closed caption start code of	checking window length.	
54h	REG54	7:0	Default : 0x04	Access : R/W	
	-	7:6	Reserved.		
	CCSTRCODEMSK	5:3	Closed caption start code mask. 1: mask(ignore); 0: normal.		
	CCSTRCODE	2:0	Closed caption start code.	tart code.	
55h	REG55 Mstar Con	120	Default : -	Access : RO	
	- for ;公+川士」	<b>7:2</b>	Réserved. 🛨 🔼	=1	
	CCBYTEERRH	16/17	Closed caption byte error (	(upper part).	
	CCBYTEERRITEM US	e <sub>0</sub> O	Closed caption byte error (	(lower part).	
56h	REG56	7:0	Default : -	Access : RO	
	CCODDFOUND	7	Closed caption odd byte fo	ound indication.	
	CCEVEFOUND	6	Closed cation even byte fo	und indication.	
	-	5	Reserved.		
	CCFRAMCNT	4:0	Closed caption frame coun	ter.	
57h	REG57	7:0	Default : -	Access : RO	
	CCBYTES_7_0	7:0	Closed caption bytes (lowe	er 8 bits).	
58h	REG58	7:0	Default : -	Access : RO	
	CCBYTES_15_8	7:0	Closed caption bytes (upper	er 8 bits).	
5Bh	REG5B	7:0	Default : -	Access : RO	
	CC_PACKET_COUNTER	7:0	Closed caption packet coul	nter.	
5Ch	REG5C	7:0	Default : 0x0F	Access : R/W	
	-	7	Reserved.		
	CCBUFLEN	6:0	Closed caption buffer length	th.	
5Dh	REG5D	7:0	Default : 0xFF	Access : R/W	
	CCBASEADDR_23_16	7:0	Closed caption base addre	ss (upper 8 bits).	
5Eh	REG5E	7:0	Default : 0xFF	Access : R/W	

Index	Mnemonic	Bit	Description	
	CCBASEADDR_15_8	7:0	Closed caption base addr	ress (middle 8 bits).
5Fh	REG5F	7:0	Default : 0xFF	Access : R/W
	CCBASEADDR_7_0	7:0	Closed caption base addr	ess (lower 8 bits).
68h ∼	-	7:0	Default : -	Access : -
69h	-	7:0	-	
6Ah	REG6A	7:0	Default : 0x05	Access : R/W
	-	7:5	Reserved.	
	TT2KPMD	4:3	Teletext two KP mode.	
			00, 01: Disable.	
			10: Using 2nd KP value w	hen the difference of TTINTF
				aller than TTINPTZXTH each
			line.	
				hen the difference of TTINTF
	Mstar Cor	nfide	field.	aller than TTINPTZXTH each
	TTKPSFL2ND		111011	or gain selection 2nd
	TTKPSEL2ND 深圳市	淵科	parameter. 目 及 乙	
	Internal U		000: 2^-9.	
	Internal O	3e C	001: 2^-10.	
			010: 2^-11.	
			011: 2^-12. 100: 2^-13.	
			100. 2^-13.	
			110: 2^-15.	
			111: 2^-16.	
6Bh	REG6B	7:0	Default : 0x00	Access : R/W
	VBI_IRQ_FORCE	7:0	VBI interrupt request for	ce bits.
6Ch	REG6C	7:0	Default : 0xFF	Access : R/W
	VBI_IRQ_MSK	7:0	VBI interrupt request ma	sk bits.
6Dh	REG6D	7:0	Default : 0x00	Access : R/W
	VBI_IRQ_CLR	7:0	VBI interrupt request clear	ar bits.
6Eh	REG6E	7:0	Default : -	Access : RO
	VBI_IRQ_STS	7:0	VBI interrupt request sta	tus report.
6Fh	-	7:0	Default : -	Access : -
	-	7:0	-	
70h	REG70	7:0	Default : 0x00	Access : R/W

VBI Re	gister (Bank = 37)	T		
Index	Mnemonic	Bit	Description	
			0: Disable. 1: Enable.	
			VPS each field option. 0: Only detect in odd field. 1: Detect in odd and even	
	WSS_EACHFLD	5	WSS each field option. 0: Only detect in odd field. 1: Detect in odd and even field.	
	-	4	Reserved.	
	VBI_RST	3	VBI software reset.	
	TTINTTYPE	2:1	Teletext interrupt type.  [1]:  0: Assert 8T cycle.  1: Wait TTX_INTACK to clear the assertion.  [0]:  0: Interrupt is issued when Teletext slicer is ready  Teletext available lines.  1: Interrupt is issued after Teletext available lines.  matter whether there is Teletext data.	
	Mstar Confor 深圳市!			
	TTEN2	0	Teletext forced enable bit. Teletext function could be enabled by two ways. The formal way is enabled from internal MCU and stable VD state is necessary. The other way is enabled by this bit directly.	
71h	REG71	7:0	Default : 0xA0	Access : R/W
	TT_INI_CRIWIN_STRPT	7:0	Teletext initial state clock r (lower 7 bits).	run-in window start point
72h	REG72	7:0	Default : 0x3C	Access : R/W
	-	7:6	Reserved.	
	TT_LN_UPD_DEF	5	Teletext line default update	e enable.
	TT_LN_UPD_REG335	4	Teletext line 335 update er	nable.
	TT_LNUPD_REG318	3	Teletext line 318 update er	nable.
	TT_LNUPD_REG22	2	Teletext line 22 update ena	able.
	TT_CRIWIN_MD	1	Teletext clock run-in windo 0: Teletext clock run-in sta using TT_INI_CRIWIN_STF TT_INI_CRIWIN_ENDPT in TT_SDY_CRIWIN_STRPT a TT_SDY_CRIWIN_ENDPT in	art-point and end-point are RPT and n initial state and and

Index	Mnemonic	Bit	Description	
			1: Teletext clock run-in sta always using TT_INI_CRIV TT_INI_CRIWIN_ENDPT.	•
	TT_INI_CRIWIN_STRPT	0	Teletext initial clock run-in	window start point (MSB).
73h	REG73	7:0	Default : 0xFF	Access : R/W
	TT_LN_UPDREG06_13	7:0	Teletext line 6 to 13 (bit 7	to 0) update enable.
74h	REG74	7:0	Default : 0xFF	Access : R/W
	TT_LN_UPDREG14_21	7:0	Teletext line 14 to 21 (bit 2	7 to 0) update enable.
75h	REG75	7:0	Default : 0xFF	Access : R/W
	TT_LN_UPDREG319_326	7:0	Teletext line 319 to 326 (b	it 7 to 0) update enable.
76h	REG76	7:0	Default : 0xFF	Access : R/W
	TT_LN_UPDREG327_334	7:0	Teletext line 327 to 334 (b	it 7 to 0) update enable.
77h	REG77	7:0	Default : 0x26	Access : R/W
	TT_CRI_AMP_ACC_PT CON	fide	i i ci cai	tude accumulation start
78h	REG78 for 深圳市!	17.0	point.  Default: 0x01	Access : R/W
	TT_DPLL_PTnternal	7:0	Teletext DPLL start point.	
79h	REG79	7:0	Default : 0x7D	Access : R/W
	TT_BLK_LVL_PT	7:0	Teletext blank level accum	ulation start point.
7Ah	REG7A	7:0	Default : 0xCF	Access : R/W
	TT_VBI_LNEND_4_3	7:6	Teletext VBI line end (upper 2 bits). It is used to generate a notice signal to TTDEC_TOP to indicate Teletext data is received in this field.	
	TT_DPLL_EN_LEN	5:0	Teletext DPLL enable lengt	:h.
7Bh	REG7B	7:0	Default : 0x27	Access : R/W
	TT_FRAM_CODE	7:0	Teletext framing code valu	e.
7Ch	REG7C	7:0	Default : 0x06	Access : R/W
	TT_VBI_LNEND_2_0	7:5	Teletext VBI line end (lowe	er 3 bits).
	TT_DAT_LN_STR1	4:0	Teletext data line start 1 (d	odd field).
7Dh	REG7D	7:0	Default : 0x16	Access : R/W
	TT_FC_WIN_MD	7	Teletext framing code wind when TT_CRIWIN_MD = 1	
	TT_FC_ERR_BOND	6	Teletext framing code erro 0: Fully match framing cod 1: Allow 1 error in framing	r bond value. le.

VBI Re	egister (Bank = 37)			
Index	Mnemonic	Bit	Description	
	TT_SLICER_RDY_MD	5	Teletext slicer ready mode 0: Teletext slicer is ready v TT_FCC_NT_THD at TT_C 1: Teletext slicer is ready v TT_FCC_NT_THD.	when TT_FCC_NT >= HK_PT.
	TT_DAT_LNEND1	4:0	Teletext data line end 1 (odd field).	
7Eh	REG7E	7:0	Default : 0x85	Access : R/W
	TT_INIT_PKT_EN	7	Teletext initial packet counter enable.  0: Packet counter increases when Teletext packet is detected with upper-bound (TT_VBI_BUF_LEN).  1: Packet counter increases when Teletext packet is detected without upper-bound.  Reserved.	
	-	6:5		
	TT_DAT_LN_STR2	4:0	Teletext data line start 2 (	even field).
7Fh	REG7F Mstar Con	fiz:e	Default : 0xF6	Access : R/W
	TT_BASE_ADDR_SEL TT_SL_PT_MOT 深圳市。		Teletext base address source selection.  Teletext single line point mode.  [1]:  0: Start from TT_DAT_LINE_STRL.  1: Start from the line when previous line is no Telete [0]:  0: Disable TT_SL_PT_MD.  1: Enable TT_SL_PT_MD.	
	TT_DAT_LN_END2	4:0	Teletext data line end 2 (e	
80h	TT_KP_SELMAN	<b>7:0</b> 7:5	Default: 0x54  Teletext DPLL phase error 000: 2^-9. 001: 2^-10. 010: 2^-11. 011: 2^-12. 100: 2^-13. 101: 2^-14. 110: 2^-15. 111: 2^-16.	Access : R/W gain parameter selection.
	TT_BLK_LVL_MD	4	Teletext blank level mode. 0: Calculate blank level fro line set by TT_BLK_LVL_LI	

	egister (Bank = 37)		1	
Index	Mnemonic	Bit	Description	
	TT_BLK_LVL_LN	3:0	Teletext blank level line.	
81h	REG81	7:0	Default : 0x37	Access: R/W
	TT_CRI_AMP_THD	7:0	Teletext clock run-in ampl	tude threshold.
82h	REG82	7:0	Default : 0x8E	Access : R/W
	TT_PH_ACC_INC_NORM1_15_8	7:0	Teletext phase accumulate parameter 1, used in PAL.	ed incremental normalized
83h	REG83	7:0	Default: 0x6B	Access: R/W
	TT_PH_ACC_INC_NORM1_7_0	7:0	Teletext phase accumulate parameter 1, used in PAL.	ed incremental normalized
84h	REG84	7:0	Default: 0x36	Access: R/W
	TT_INI_CRI_WIN_ENDPT_7_0	7:0	Teletext initial clock run-in window end point (lower bits).	
85h	REG85	7:0	Default: 0x80	Access: R/W
	TT_INI_CRI_WIN_ENDPT_8	fide	Teletext initial clock run-in	window end point (MSB).
	- TT_TESTBIS_SEL深圳市	6;4 3:0	Reserved.  VBI test bus data selection	. <u>=</u>
86h	REG86 Internal III	7:0	Default : 0x8C	Access : R/W
	TT_MU_CRIAMP	7:6	Teletext blending paramet amplitude. 00: ¼. 01: 1/8. 10: 1/16. 11: 1/32.	er for clock run-in
	TT_CRI_WIN_LEN	5:0	Teletext clock run-in windo	ow length.
87h	REG87	7:0	Default : 0x19	Access : R/W
	TT_SLC_THD_TRKPT	7:0	Teletext slicer threshold tr TT_SLC_THD_ADPON = 1 tracking would be started	•
88h	REG88	7:0	Default : 0xD5	Access : R/W
	-	7:5	Reserved.	•
	TT_SDY_FCMON_CNTTHD	4:0	Teletext line monitor count TT_CHK_PT is at TT_DAT_ TT_MON_CNT = TT_SDY_	<del>-</del>
89h	REG89	7:0	Default : 0xC1	Access : R/W
	TT_INI_TPKTSEL	7	Teletext packet receiving r 0: Refresh when the field 1: Refresh when reaching	changes.

VBI Re	egister (Bank = 37)			
Index	Mnemonic	Bit	Description	
	TT_PH_ACC_MD	6	Teletext phase accumulation of Depend on SCM_FSC.  1: Depend on TTPHACCTY	·
	TT_PH_ACC_TYPE	5	0: TT_PH_ACC_INC_NORM1 1: TT_PH_ACC_INC_NORM2.	
	TT_SRCH_FCCNT_THD	4:0	_	nter threshold in search-FC ot over threshold, re-training
8Ah	REG8A	7:0	Default: 0x31	Access : R/W
	-	7	Reserved.	
	TT_CRI_AMP_HALF_HLMT_9_8	6:5	Teletext CRI half amplitud	e high limit (upper 2 bits).
	TT_SDY_FCCNT_THD	4:0	Teletext framing code counter threshold in steady state. If TTFCCNT were not over threshold, re-training would be ignited.	
8Bh	REG8B Mstar Con	fi <b>7:0</b> :1	Default : 0x04	Access : R/W
	тт_srch_fcmon_cntthblith;	e O	Reserved.  Teletext line monitor counter threshold in search-FC state. TT_CHK_PT is at TT_DAT_LN_END when TT_MON_CNT = TT_SRCH_FC_MON_CNT_THD.	
8Ch	REG8C	7:0	Default: 0x9A	Access : R/W
	TT_MUCRI_FOUND_PT	7:6	Teletext blending paramet point. 00: ½. 01: ¼. 10: 1/8. 11: 1/16.	er for clock run-in found
	-	5:4	Reserved.	
	TT_FAST_DPLL_ACQ_ON	3	Teletext fast DPLL acquisit	ion on.
	TT_SYMB_INTP_BASE	2:0	Teletext symbol interpolati	ion base.
8Dh	REG8D	7:0	Default : 0xE5	Access : R/W
	TT_SLC_THD_ADPON	7	Teletext slicer threshold ac	daptation on.
	TT_SIG_DET_SEL	6	Teletext signal detection type selection.  0: TT_SLC_THD is based on TT_BLK_LVL + TT_CRI_AMP_VAL_HALF, which are average values after accumulation. TT_CRI_FOUND is base on model 1: TT_SLC_THD is based on CC_DIN1_2FSC with erro adjustment. TT_CRI_FOUND is based on model.	

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
	TT_MU_SLC_THD_ERR	5:4	Teletext slicer threshold er useful when TT_SIG_DET_00: ¼. 01: 1/8. 10: 1/16. 11: 1/32.	•
	TT_SLC_THD_LAT_SEL	3:2	Teletext slicer threshold latch selection. Select of point of CC_DIN1_2FSC for slice threshold.  00: 0.  01: 1.  10: 2.  11: 3.	
	TT_BLK_LVL_LAT_SEL  Mstar Con	1:0	Teletext blank level latch s of CCDIN1_2FSC for blank 00: 12.	selection. Select delay point level.
	for 深圳市!	見科	10: 10.	司
8Eh	REG8E	7:0	Default : 0x78	Access : R/W
	TT_PH_ACC_INC_NORM2_15_8	<b>e</b> <sub>7:0</sub> ∪	Teletext phase accumulate parameter 2, used in SECA	
8Fh	REG8F	7:0	Default : 0x81	Access : R/W
	TT_PH_ACC_INC_NORM2_7_0	7:0	Teletext phase accumulate parameter 2, used in SECA	
90h	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
91h	REG91	7:0	Default: 0x50	Access : R/W
	TTLN_CNTRFLD_THD_9_8	7:6	Teletext line counter folde	d threshold (upper 2 bits).
	TT_CRI_DET_SEL	5	0: The same as TT_SIG_D 1: Inversion of TT_SIG_DE	
	VPS_DAT_LN_STR	4:0	VPS data line start definition	on.
92h	REG92	7:0	Default : 0x30	Access : R/W
	-	7	Reserved.	
	VPS_CRI_WIN_ENDPT_9_8	6:5	VPS clock run-in window e	nd point (upper 2 bits).
	VPS_DAT_LN_END	4:0	VPS data line end definitio	n.
93h	REG93	7:0	Default : 0xA3	Access : R/W
	VPS_CRI_WIN_STRPT	7:0	VPS clock run-in window s	tart point.

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
94h	REG94	7:0	Default : 0x86	Access : R/W
	VPS_CRI_WIN_ENDPT_7_0	7:0	VPS clock run-in window e	nd point (lower 7 bits).
95h	REG95	7:0	Default: 0x36	Access : R/W
	VPS_SLC_THDPT	7:0	VPS start point for slicer th	reshold calculation.
96h REG96		7:0	Default: 0x14	Access : R/W
	VPS_DPLLPT	7:0	VPS DPLL start point.	_
97h	REG97	7:0	Default : 0x0F	Access : R/W
	TT_FC_WIN_ENDPT_9_8 7:6 Teletext framing code wind		dow end point (upper 2 bits).	
	VPS_DPLL_ENLEN	5:0	VPS DPLL enable length.	
98h	REG98	7:0	Default: 0x37	Access : R/W
	VPS_CRI_AMP_THD	7:0	VPS clock run-in amplitude	threshold.
99h	REG99	7:0	Default : 0x8C	Access : R/W
	VPS_PH_ACC_INC_NORM_15_8  VISTAR CON	7:0 fide	VPS phase accumulation incremental normalized parameter.	
9Ah	REG9A for ②中川市口	<b>7:0</b>	Default : 0x017 = //	Access : R/W
	VPS_PH_ACC_INC_NORM_7_0	7:0 C	VPS phase accumulation incremental normalized parameter.	
9Bh ∼	-	7:0	Default : -	Access : -
9Ch	-	7:0	Reserved.	
9Dh	REG9D	7:0	Default : 0x00	Access : R/W
	TT_BASE_ADDR1_7_0	7:0	Teletext base address 1 (lo	ower 8 bits).
9Eh	REG9E	7:0	Default : 0xFF	Access : R/W
	TT_BASE_ADDR1_15_8	7:0	Teletext base address 1 (n	niddle 8 bits).
9Fh	REG9F	7:0	Default : 0xFF	Access : R/W
	TT_BASE_ADDR1_23_16	7:0	Teletext base address 1 (u	pper 8 bits).
A0h	REGA0	7:0	Default : 0xAF	Access : R/W
	TT_FC_WIN_ENDPT_7_0	7:0	Teletext framing code wind	dow end point (lower 8 bits).
A1h	REGA1	7:0	Default: 0x39	Access : R/W
	TTLN_CNTRFLD_THD_7_0	7:0	Teletext line counter folde	d threshold (lower 8 bits).
A2h	REGA2	7:0	Default : 0x24	Access : R/W
	TT_CRIAMPHALFLLMT	7:0	Teletext CRI half amplitude	e low limit.
A3h	REGA3	7:0	Default : 0x2C	Access : R/W
	TT_CRI_AMP_HALF_HLMT_7_0	7:0	7:0 Teletext CRI half amplitude high limit (	
A5h	REGA5	7:0	Default : -	Access : RO

Index	Mnemonic	Bit	Description	
	VPS_SC_CNT	7:4	VPS start code counter.	
	WSS_SC_CNT	3:0	WSS start code counter.	
A6h	REGA6	7:0	Default : -	Access : RO
	VPS_BYTE3	7:0	VPS byte 3, which is the re VPS_BYTE_IDX3.	eceived byte set by
A7h	REGA7	7:0	Default : -	Access : RO
	VPS_BYTE4	7:0	VPS byte 4, which is the re VPS_BYTE_IDX4.	eceived byte set by
A8h	-	7:0	Default : -	Access : *
	*	7:0	Reserved.	
A9h	REGA9	7:0	Default : -	Access : RO
	TT_PKT_CNT2_7_0	7:0	Teletext packet counter (lo	ower 8 bits).
AAh	REGAA	7:0	Default : -	Access : RO
	TT_PKT_CNT2_15_8 r CON	fice	Teletext packet counter (upper 8 bits).	
ABh	REGAB fox 次中川士	<b>74</b> 0	Default; -  ✓ 7日 /	Access : RO
		1F <sub>7.4</sub> -1	Réserved.	口
	π_FLD_CNThernal Us	<b>2</b> 3: <b>0</b>	Teletext field counter.	
ACh	REGAC	7:0	Default : -	Access : RO
	VPS_BIT_BIPH_ERR_CNT1	7:4	VPS bit bi-phase error coul	nter 1 (index 1 byte).
	VPS_BIT_BIPH_ERRCNT2	3:0	VPS bit bi-phase error cou	nter 2 (Index 2 byte).
ADh	REGAD	7:0	Default : -	Access : RO
	VPS_BYTE1	7:0	VPS byte 1, which is the re VPS_BYTE_IDX1.	eceived byte set by
AEh	REGAE	7:0	Default : -	Access : RO
	VPS_BYTE2	7:0	VPS byte 2, which is the re VPS_BYTE_IDX2.	eceived byte set by
AFh	REGAF	7:0	Default : -	Access : RO
	WSS_SC_STS	7	WSS start code status. 1 w WSS_SC_REAL_CNT_THD, WSS_SDY_SC_REAL_CNT_ WSS_PULL_SC_REAL_CNT	set by THD or
	WSS_SLICER_RDY	6	WSS slicer ready indication	ı.
	-	5	Reserved.	
	VPS_SLICER_RDY	4	VPS slicer ready indication VPS_SC_CNT_THD, set by	

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
			or VPS_SDY_SC_CNT_THE	O, and VPS_ state is steady.
	-	3:2	Reserved.	
	TT_SLICER_RDY2	1	Teletext slicer ready indication. 1 when TT_ >= TT_FC_CNT_THD at TT_CHK_PT and T steady.	
	-	0	Reserved.	
B0h	REGB0	7:0	Default : -	Access : RO
	TT_BLK_LVL_9_2	7:0	Teletext blank level.	
B1h	REGB1	7:0	Default : -	Access : RO
	TT_SLC_THD_9_2	7:0	Teletext slicer threshold.	
B2h	REGB2	7:0	Default : 0x8A	Access : R/W
	VPS_STR_CODE_15_8	7:0	VPS start code (upper 8 bits).	
B3h	REGB3	7:0	Default : 0x99	Access : R/W
	VPS_STRCODE_3_10ar Con	fice	VPS start code (lower 8 bit	ts).
B4h	REGB4	7:0	Default : 0x45	Access : R/W
	Internal Us	se O	VPS DPLL gain parameter 000: 2^-9. 001: 2^-10. 010: 2^-11. 011: 2^-12. 100: 2^-13. 101: 2^-14. 110: 2^-15. 111: 2^-16.	
	VPS_SRCH_SC_CNT_THD	4:0	VPS search start code coul VPS_SLICER_RDY.	nter threshold. Refer to
B5h	REGB5	7:0	Default : 0x65	Access : R/W
	VPS_SYMB_INTP_BASE	7:5	VPS symbol interpolation b	oase.
	VPS_SDY_SC_CNT_THD	4:0	VPS steady state start code counter threshold. Refer to VPS_SLICER_RDY.	
B6h	REGB6	7:0	Default : 0xB5	Access : R/W
	VPS_BYTE_IDX4	7:4	VPS byte index 4.	
	VPS_BYTE_IDX3	3:0	VPS byte index 3.	
B7h	REGB7	7:0	Default : 0xED	Access : R/W
	VPS_BYTE_IDX2	7:4	VPS byte index 2.	
	VPS_BYTE_IDX1	3:0	VPS byte index 1.	

Index	Mnemonic	Bit	Description	
B8h	REGB8	7:0	Default : 0x4F	Access : R/W
Don	VPS_SC_WIN_ENDPT_9_8	7:6	VPS start code window en	<u> </u>
	VPS_INT_TYPE	5	VPS interrupt type.	
	W.S_AW W.E			on line if VPS slicer is ready. detection line.
	WSS_INT_TYPE	4	WSS interrupt type. 0: Issue after WSS detection 1: Always issue after WSS	on line if WSS slicer is ready detection line.
	VPS_BYTENUM	3:0	VPS byte number.	
B9h	REGB9	7:0	Default : 0x7D	Access : R/W
	VW_BLK_LVL_PT	7:0	VPS / WSS start point for	blank level calculation.
BAh	REGBA	7:0	Default: 0x63	Access : R/W
	VPS_SC_WIN_ENDPT_7_0	7:0	VPS / WSS start code wind	dow end point (lower 8 bits)
BBh	Mstar Con	<b>7:0</b>	Default : 0x0A Reserved.	Access : R/W
	wss_data_chk_o所训市。 Internal Us	鼎科 se C	WSS data check option.  0: No checking data difference.  1: Checking data difference.	
	VPS_SDY_SC_MON_CNT_THD	4:0	VPS steady state start cod	e monitor counter threshold
BCh	REGBC	7:0	Default: 0x60	Access : R/W
	WSS525_SYMB_INTP_BASE	7:0	WSS symbol interpolation system.	base for NTSC 525-line
BDh	REGBD	7:0	Default : 0x00	Access : R/W
	WSS525_PH_ACCINC	7:0	WSS phase accumulation in NTSC 525-line system.	incremental parameter for
BEh	REGBE	7:0	Default : 0x78	Access : R/W
	WSS_CRI_AMPTHD_N	7:0	WSS clock run-in amplitud 525-line system.	le threshold for NTSC
BFh	REGBF	7:0	Default : 0x58	Access : R/W
	NP_MD[1:0]	7:6	NTSC/PAL mode selection	for debugging.
	WSS_BIT_ID_THRSD	5:0	WSS bit identification threshold for 525-line sbit equals 32 cycles at 4*Fsc.	
C0h	REGC0	7:0	Default : 0x57	Access : R/W
	WSS_KPSELMAN	7:5	WSS DPLL gain parameter selection. 000: 2^-9. 001: 2^-10.	

VBI Re	gister (Bank = 37)			
Index	Mnemonic	Bit	Description	
			010: 2^-11. 011: 2^-12. 100: 2^-13. 101: 2^-14.	
			110: 2^-15. 111: 2^-16.	
	WSS_DATLNSTR_P	4:0	WSS data start line for PAL	625-line system.
C1h	REGC1	7:0	Default : 0xA3	Access : R/W
	WSS_CRI_WIN_STRPT	7:0	WSS clock run-in window s	start point.
C2h	REGC2	7:0	Default : 0x9C	Access : R/W
	WSS_CRI_WIN_ENDPT_7_0	7:0	WSS clock run-in window e	end point (lower 8 bits).
C3h	REGC3	7:0	Default: 0x4B	Access : R/W
	WSS_CRI_WIN_ENDPT_9_8	7:6	WSS clock run-in window e	end point (upper 2 bits).
	WSS_DPLL_ENLEN[5:0]	5:0	WSS DPLL enable length.	
C4h	REGC4 IVISTAL CON	19:61	Default: 0x32	Access : R/W
	WSS_SLC_THD_EN_ENDPT	7:0	WSS slicer threshold enabl	e end point.
C5h	REGC5	7:0	Default : 0x78	Access : R/W
	WSS_CRI_AMP_THD_PAI US	<b>€</b> 7: <b>6</b> J	WSS clock run-in amplitude system.	e threshold for PAL 625-line
C6h	REGC6	7:0	Default : 0xB8	Access : R/W
	WSS_SC_WIN_ENDPT_7_0	7:0	WSS start code window en	d point (lower 8 bits).
C7h	REGC7	7:0	Default : 0x1E	Access : R/W
	WSS_STR_CODE_23_16	7:0	WSS start code (upper 8 e	lements).
C8h	REGC8	7:0	Default : 0x3C	Access : R/W
	WSS_STR_CODE_15_8	7:0	WSS start code (middle 8	elements).
C9h	REGC9	7:0	Default : 0x1F	Access : R/W
	WSS_STR_CODE_7_0	7:0	WSS start code (lower 8 el	ements).
CAh	REGCA	7:0	Default : 0x42	Access : R/W
	WSS_PULL_SC_MON_CNT_THD	7:4	WSS pull-in state start code	e monitor counter threshold.
	WSS_PULL_SC_REAL_CNT_THD	3:0	WSS pull-in state start cod	e real counter threshold.
CBh	REGCB	7:0	Default : 0xC8	Access : R/W
	WSS_SDY_SC_MON_CNT_THD	7:4	WSS steady state start code monitor counter threshold.	
	WSS_SDY_SC_REAL_CNT_THD	3:0	WSS steady state start code real counter threshold.	
CCh	REGCC	7:0	Default : 0xBD	Access: R/W

VBI Register (Bank = 37)					
Index	Mnemonic	Bit	Description		
	WSS_DAT_LNEND_P	7:3	WSS data end line for PAL 625-line system.		
	WSS_STUS_CHK_OP	2	WSS status check option. 0: Original method. 1: Depend on WSS_SC_CHKPT.		
Ì	WSS_SC_WIN_ENDPT_9_8	1:0	WSS start code window end point (upper 2 bits)		
CDh	REGCD	7:0	Default : -	Access : RO	
	WSS_WORD_7_0	7:0	WSS word (lower 8 bi	its).	
CEh	REGCE	7:0	Default : -	Access : RO	
	WSS_WORD_15_8	7:0	WSS word (middle 8 l	bits).	
CFh	REGCF	7:0	Default : -	Access : RO	
	-	7:4	Reserved.	·	
WSS_WORD_19_16 3:0 WSS word (upper 4 bits).		its).			

# SECAM Register (Bank = 38)

SECAM Register (Bank = 38)						
Index	Mnemonic	Bit	Description			
01h	REG01	7:0	Default : 0x00	Access : R/W		
	SCM_RST	7	SECAM software reset. 0: Normal operation. 1: Reset.			
	MIXC_EN	6	Chroma mixing enable. 0: Disable. 1: Enable according to YDEV_THRSD.	settings of WFUNC_ISO and		
	WFUNC_ISO	5	Chroma weighting func 0: Normal. 1: Isolate asymmetric v			
	SCM_RES_OP	4 Fiel ou	SCM_RESULT report op 0: Immediate. 1: During VBI.	tion.		
	- Wistar Con	10 <del>0</del>	Reserved.			
	ID_MD for 深圳市势	計	Identification mode sele	ection. Set to 1 only if using		
	Internal Us	e O	frame ID for SECAM detection in line 7~15 and line 320~328.			
	SCMID_OP	1	SECAM identification op 0: Identification is on w 1: Ignore VD state stab	hen VD state is stable.		
	SCMID_EN	0	SECAM identification fo	rced enable.		
02h	REG02	7:0	Default : 0x98	Access : R/W		
	SAMPLE_ST0_7_0	7:0	Start of sample point (le	ower 8 bits) for 4.43 MHz.		
03h	REG03	7:0	Default : 0xA4	Access : R/W		
	SAMPLE_END0_7_0	7:0	End of sample point (lo	wer 8 bits) for 4.43 MHz.		
04h	REG04	7:0	Default : 0x1B	Access : R/W		
	LINE_STA	7:0	Start of line number of	odd field.		
05h	REG05	7:0	Default : 0x54	Access : R/W		
	LINE_STB_7_0	7:0	Start of line number of	even field.		
06h	REG06	7:0	Default: 0x01	Access : R/W		
	SAMPLE_ST0_10_8	7:5	Start of sample point (u	upper 3 bits) for 4.43MHz.		
	SAMPLE_END0_10_8	4:2	End of sample point (up	oper 3 bits) for 4.43MHz.		
	LINE_STB_9_8	1:0	Start of line number of	even field (upper 2 bits).		
07h	REG07	7:0	Default : 0xF0	Access : R/W		

SECAM	Register (Bank = 38)			
Index	Mnemonic	Bit	Description	
	LINE_LEN0	7:0	Length of observation l	ine for 4.43MHz.
08h	REG08	7:0	Default : 0x01	Access : R/W
	SCM_Y2Y601_BP	7	SECAM Y (Luma) to BT601 operation bypassing option	
	MAG_MD	6:5	00: Original value. 01: MAG_INT/2. 10: MAG_INT/8. 11: MAG/32.	
	ID_CTR_MD	4:3	SECAM identification criterion mode.  00: Depend on magnitude difference.  01: Depend on magnitude and sign difference.  10: Depend on magnitude difference and sign flippin  11: Depend on magnitude difference, sign difference and sign flipping.	
<u> </u>	ID_ACT_FIELD	2:0	Active field number of SECAM identification.	
09h	REG09 Mstar Con	fi7:0	Default: 0x60	Access : R/W
	MAG_THRSD44_7_0	7:0	Magnitude threshold fo	r Fsc 4.43MHz (lower 8 bits).
0Ah	REGOA TOT 沫圳巾	7:0	Default : 0x21	Access : R/W
	MAG_THRSD44L15_8	7:0	Magnitude threshold fo	r Fsc 4.43MHz (middle 8 bits).
0Bh	REG0B	7:0	Default : 0x40	Access : R/W
	-	7	Reserved.	
	LINE_PIXNUM_10_8	6:4	Pixel number of line bu	ffer (upper 3 bits).
	MAG_THRSD44_19_16	3:0	Magnitude threshold fo	r Fsc 4.43MHz (upper 4 bits).
0Ch	REG0C	7:0	Default : 0x48	Access : R/W
	LINE_PIXNUM_7_0	7:0	Pixel number of line burprogram 11'h448).	ffer (if the number is 1097,
0Dh	REG0D	7:0	Default : 0x06	Access : R/W
	ID_THRSD	7:0	Threshold for SECAM id	lentification.
0Eh	REG0E	7:0	Default : 0x88	Access : R/W
	NONSCM_THRSD	7:4	Non-SECAM decision th	reshold.
	SCM_THRSD	3:0	SECAM decision thresho	old.
0Fh	-	7:0	Default : -	Access : -
	-	7:0	Reserved.	
10h	REG10	7:0	Default : 0x00	Access : R/W
	MAG_THRSD42_7_0	7:0	Magnitude threshold fo	r Fsc 4.285MHz (lower 8 bits).
11h	REG11	7:0	Default : 0x20	Access : R/W

SECAM	Register (Bank = 38)			
Index	Mnemonic	Bit	Description	
	MAG_THRSD42_15_8	7:0	Magnitude threshold for	or Fsc 4.285MHz (middle 8 bits).
12h	REG12	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	MAG_THRSD42_19_16	3:0	Magnitude threshold for Fsc 4.285MHz (upper 4 bit	
13h	REG13	7:0	Default: 0x08	Access : R/W
	MAG_DEV_THRSD_7_0	7:0	Magnitude deviation the detection (unsigned low	reshold for SECAM color-off wer 8 bits).
14h	REG14	7:0	Default : 0x00	Access : R/W
	MAG_DEV_THRSD_15_8	7:0	Magnitude deviation the detection (unsigned up	reshold for SECAM color-off oper 8 bits).
15h	REG15	7:0	Default : 0xFF	Access : R/W
	HW_SCM_COFF_EN	7	Hardware SECAM color-off enable. 0: Disable ; 1: Enable.	
	SCM_COFF_THRSDar Con	6:0	Hardware SECAM color-off threshold (2 lines / unit	
16h ~	-	7:0	Default :	Access : -
18h	- TOT 深圳巾;	7:0	Reserved.	公司
19h	REG19 Internal IIs	7:0	Default : 0x03	Access : R/W
	SCM_BPYN	7	Bypass Y (Luma) notch	n filter option.
			0: Normal mode.	
	ORV MD	6	1: Bypass mode.	
	OBV_MD	0	Observation mode.  0: Field base.	
			1: Within one field.	
	-	5:4	Reserved.	
	SCMGCLK_OP	3	SECAM clock gating op	tion.
				hen operating at 3.58MHZ(or
			not stable VD state).	
	CMPCCLK OP	2	1: No clock gating.	
	CMBGCLK_OP	2	Comb clock gating opti 0: No clock gating.	OII.
				ck when SECAM decoder is
			operating.	
	CLPMD[1:0]	1:0	Chroma LPF mode.	
			00: Bypass.	
			01: 1.5 MHz.	
			10: 1.25 MHz.	

SECAM	Register (Bank = 38)			
Index	Mnemonic	Bit	Description	
1Ah ~	-	7:0	Default : -	Access : -
1Dh	-	7:0	Reserved.	
1Eh	REG1E	7:0	Default : 0x04	Access : R/W
	SCM_YSEP_FLTMD	7:6	Y separation filter selection on the selection of the sel	tion.
	-	5	Reserved.	
	SCM_CBCRLPON  4 SECAM Cb/Cr LPF switch. 0: Off. 1: On.  LUMAFIXMD  3 Luma Fix Mode. 0: Normal.  1: Luma is controlled by SDBM		h.	
			v SDBK level.	
	SCM_YDLYMD for 深圳市!	102:0	<del>HILICH</del>	
1Fh	REG1F Internal US	<b>€</b> 7: <b>6</b> ⊃	Default: 0x30	Access : RO, R/W
	SCM_IRQ_FORCE	7:6	SECAM Interrupt force	bits.
	SCM_IRQ_MSK	5:4	SECAM Interrupt mask	bits.
	SCM_IRQ_CLR	3:2	SECAM Interrupt clear I	oits.
	SCM_IRQ_STS	1:0	SECAM Interrupt status	bits.
20h	REG20	7:0	Default : 0x00	Access : R/W
	-	7:4	Reserved.	
	SCMINTTYPE	3	SECAM interrupt type. 0: Issue when SECAM I 1: Issue when detection	•
	-	2:0	Reserved.	
21h ~	-	7:0	Default : -	Access : -
24h	-	7:0	Reserved.	
25h	REG25	7:0	Default : 0x00	Access : R/W
	-	7	Reserved.	
	SCM_IFMD	6:4	SECAM IF Compensatio	n Filter Mode.
	-	3:0	Reserved.	
26h	REG26	7:0	Default : 0xFC	Access : R/W

Index	Mnemonic	Bit	Description		
Index	SDBKLEVEL_7_0	7:0	Static de-blanking level	(lower 9 hits)	
27h	REG27	7:0	Default : 0x04	Access: R/W	
2/11				<u>-</u>	
201	SCMBLANKSTR	7:0	Start point of blank per		
28h	REG28	7:0	Default : 0x6C	Access : R/W	
	SCMBLANKEND	7:0	End point of blank peri		
29h	REG29	7:0	Default : 0x0F	Access : R/W	
	-	7:4	Reserved.		
	SIGN_FLIP_THRSD_11_8	3:0	Frequency deviation signed detection (upper 4 bits	gn flipping threshold for ).	
2Ah	REG2A	7:0	Default : 0xFF	Access: R/W	
	SIGN_FLIP_THRSD_7_0	7:0	Frequency deviation sign flipping threshold for detection (lower 8 bits).		
2Bh	REG2B	7:0	Default: 0x5F	Access : R/W	
	VDE_SCTL_11_star Con		Saturation bound value control after de-emphasis filte (upper 4 bits).		
	DCAL_SCTION_8 涂圳市	13:07	Saturation bound value control before de-empha filter (upper 4 bits).		
2Ch	REG2C Internal US	<b>e</b> <sub>7:0</sub>	Default : 0x3A	Access : R/W	
	DCAL_SCTL_7_0	7:0	Saturation bound value filter (lower 8 bits).	e control before de-emphasis	
2Dh	REG2D	7:0	Default : 0x54	Access : R/W	
	VDE_SCTL_7_0	7:0	Saturation bound value (lower 8 bits).	control after de-emphasis filter	
2Eh	REG2E	7:0	Default : 0x06	Access : R/W	
	TRIG_LINE_NUM_7_0	7:0	Trigger line number for bits).	generating interrupt (lower 8	
2Fh	REG2F	7:0	Default : 0x80	Access : R/W	
	SCM_CGAINMD	7	SECAM chroma gain re 0: Controlled by DSP. 1: Controlled by 2Fh[6:		
	SCM_CGAINREG	6:5	SECAM chroma gain. 01: x2. 10: x4. Others: x1.		
	-	4:2	Reserved.		
		1:0	Trigger line number for generating interrupt (upper 2		

SECAM Register (Bank = 38)					
Index	Mnemonic	Bit	Description		
			bits).		
30h	REG30	7:0	Default : -	Access : RO	
	SCMID_DONE	7	SECAM identification do	ne indication.	
	SCMID_YES	6	SECAM signal found bit.		
	DR_LINE	5	Dr line indication.		
	DB_LINE	4	Db line indication.		
	INTB	3	Line type indication.		
	SCMID_STS	2:0	SECAM ID status.		
			000: Idle.		
			001/010/011: ID progress.		
			110: SECAM.		
			111: No SECAM signal of		
31h ~	-	7:0	Default : -	Access : -	
35h	Mstar Con	7.0	Reserved.		
36h	REG36	7:0	Default : -	Access : RO	
	- tor 深圳市。	7:5	Reserved.	公司	
	HW_SCM_COFF	4	Hardware SECAM color-	off indication.	
		3:2	Reserved.		
	SCM_FSC	1:0	Fsc status from AFEC_T	OP.	
			00: NTSC 3.58MHz.		
			01: PAL 4.43MHz. 10: SECAM 4.285156MHz.		
			11: Reserved.		
38h ~	-	7:0	Default : -	Access : -	
3Bh	-	7:0	Reserved.		

# BIST Register (Bank = 39)

BIST Reg	jister (Bank = 39)			
Index (Absolute)	Mnemonic	Bit	Description	
40h	REG3980	7:0	Default : 0x98	Access : R/W
(3980h)	MICROCODE_0_H[7:0]	7:0	Microcode_0[15:8].	
41h	REG3982	7:0	Default : 0x00	Access : R/W
(3982h)	MICROCODE_0_L[7:0]	7:0	Microcode_0[7:0].	
42h	REG3984	7:0	Default : 0xA4	Access : R/W
(3984h)	MICROCODE_1_H[7:0]	7:0	Microcode_1[15:8].	1
43h	REG3986	7:0	Default : 0x40	Access : R/W
(3986h)	MICROCODE_1_L[7:0]	7:0	Microcode_1[7:0].	
44h	REG3988	7:0	Default : 0xF5	Access : R/W
(3988h)	MICROCODE_2_H[7:0]	7:0	Microcode_2[15:8].	
45h	REG398A	7:0	Default : 0x90	Access : R/W
(398Ah)	MICROCODE_2_L[7:0]	7:0	Microcode_2[7:0].	1
46h	REG398Cor 深圳市	7:0	Default: 0x00	Access : R/W
(398Ch)	MICROCODE_3_H[7:0]	7:0	Microcode_3[15:8].	
47h	REG398ENTERNAL US	S <del>7:0</del> (	Default: 0x80	Access : R/W
(398Eh)	MICROCODE_3_L[7:0]	7:0	Microcode_3[7:0].	1
48h	REG3990	7:0	Default : 0xF5	Access : R/W
(3990h)	MICROCODE_4_H[7:0]	7:0	Microcode_4[15:8].	1
49h	REG3992	7:0	Default : 0x60	Access: R/W
(3992h)	MICROCODE_4_L[7:0]	7:0	Microcode_4[7:0].	1
4Ah	REG3994	7:0	Default : 0x90	Access: R/W
(3994h)	MICROCODE_5_H[7:0]	7:0	Microcode_5[15:8].	1
4Bh	REG3996	7:0	Default : 0x00	Access : R/W
(3996h)	MICROCODE_5_L[7:0]	7:0	Microcode_5[7:0].	
4Ch	REG3998	7:0	Default : 0x98	Access : R/W
(3998h)	MICROCODE_6_H[7:0]	7:0	Microcode_6[15:8].	1
4Dh	REG399A	7:0	Default : 0x08	Access : R/W
(399Ah)	MICROCODE_6_L[7:0]	7:0	Microcode_6[7:0].	1
4Eh	REG399C	7:0	Default : 0xA4	Access : R/W
(399Ch)	MICROCODE_7_H[7:0]	7:0	Microcode_7[15:8].	
4Fh	REG399E	7:0	Default : 0x48	Access : R/W
(399Eh)	MICROCODE_7_L[7:0]	7:0	Microcode_7[7:0].	

BIST Reg	ister (Bank = 39)			
Index (Absolute)	Mnemonic	Bit	Description	
50h	REG39A0	7:0	Default : 0xF5	Access : R/W
(39A0h)	MICROCODE_8_H[7:0]	7:0	Microcode_8[15:8].	
51h	REG39A2	7:0	Default : 0x98	Access : R/W
(39A2h)	MICROCODE_8_L[7:0]	7:0	Microcode_8[7:0].	
52h	REG39A4	7:0	Default : 0x00	Access : R/W
(39A4h)	MICROCODE_9_H[7:0]	7:0	Microcode_9[15:8].	
53h	REG39A6	7:0	Default : 0x88	Access : R/W
(39A6h)	MICROCODE_9_L[7:0]	7:0	Microcode_9[7:0].	
54h	REG39A8	7:0	Default : 0xF5	Access: R/W
(39A8h)	MICROCODE_A_H[7:0]	7:0	Microcode_a[15:8].	
55h	REG39AA	7:0	Default : 0x68	Access : R/W
(39AAh)	MICROCODE_A_L[7:0]	7:0	Microcode_a[7:0].	
56h	REG39ACVISTAT COT	77:6	Default: 0x90	Access : R/W
(39ACh)	MICROCODE_B_H[7:0]+	7:0	Microcode_b[15:8].(日 //	司
57h	REG39AE	7:0	Default : 0x08	Access : R/W
(39AEh)	MICROCODE_BC[7:0] a	S7:0	Microcode_b[7:0].	
58h	REG39B0	7:0	Default : 0x00	Access: R/W
(39B0h)	MICROCODE_C_H[7:0]	7:0	Microcode_c[15:8].	
59h	REG39B2	7:0	Default : 0x00	Access: R/W
(39B2h)	MICROCODE_C_L[7:0]	7:0	Microcode_c[7:0].	
5Ah	REG39B4	7:0	Default : 0x00	Access: R/W
(39B4h)	MICROCODE_D_H[7:0]	7:0	Microcode_d[15:8].	_
5Bh	REG39B6	7:0	Default : 0x00	Access: R/W
(39B6h)	MICROCODE_D_L[7:0]	7:0	Microcode_d[7:0].	_
5Ch	REG39B8	7:0	Default : 0x00	Access : R/W
(39B8h)	MICROCODE_E_H[7:0]	7:0	Microcode_e[15:8].	
5Dh	REG39BA	7:0	Default : 0x00	Access: R/W
(39BAh)	MICROCODE_E_L[7:0]	7:0	Microcode_e[7:0].	
5Eh	REG39BC	7:0	Default : 0x00	Access : RO
(39BCh)	MICROCODE_F_H[7:0]	7:0	Microcode_f[15:8].	
5Fh	REG39BE	7:0	Default : 0x00	Access : RO
(39BEh)	MICROCODE_F_L[7:0]	7:0	Microcode_f[7:0].	
60h	REG39C0	7:0	Default : 0x00	Access: RO, R/W

<b>BIST Reg</b>	ister (Bank = 39)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:3	Reserved.	
	RST_PAT_GEN	2	Reset bist pattern gen.	
	ANY_BIST_FAIL	1	ANY_BIST_FAIL.	
	BISTDONE	0	BISTDONE.	<u>,                                      </u>
61h	REG39C2	7:0	Default : 0x00	Access : R/W
(39C2h)	-	7:2	Reserved.	
	BIST_EN	1	BIST_EN.	
	BISTMODE	0	BISTMODE.	T.
62h	REG39C4	7:0	Default : 0x55	Access : R/W
(39C4h)	PATTERN_H[7:0]	7:0	Pattern[15:8].	T
63h	REG39C6	7:0	Default : 0x00	Access : R/W
(39C6h)	PATTERN_L[7:0]	7:0	Pattern[7:0].	1
64h	REG39C8VISTAL COL	7:0	Default: 0x00	Access : R/W
(39C8h)	MIN_ADDR_H[7:0]	7:0	MIN_ADDR[15:8].	<b>.</b> 司
65h	REG39CA	7:0	Default : 0x00	Access : R/W
(39CAh)	MIN_ADDR[L[7:0] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	S7:0 (	MIN_ADDR[7:0].	T
66h	REG39CC	7:0	Default : 0xFF	Access : R/W
(39CCh)	MAX_ADDR_H[7:0]	7:0	MAX_ADDR[15:8].	T
67h	REG39CE	7:0	Default : 0xFF	Access : R/W
(39CEh)	MAX_ADDR_L[7:0]	7:0	MAX_ADDR[7:0].	T
68h	REG39D0	7:0	Default : 0x00	Access : R/W
(39D0h)	RETENTION_COUNTER_HH[7:0]	7:0	Retention_Counter[31:24].	_
69h	REG39D2	7:0	Default : 0x00	Access : R/W
(39D2h)	RETENTION_COUNTER_HL[7:0]	7:0	Retention_Counter[23:16].	
6Ah (39D4h)	REG39D4	7:0	Default : 0x00	Access : R/W
	RETENTION_COUNTER_LH[7:0]	7:0	Retention_Counter[15:8].	
6Bh (39D6h)	REG39D6	7:0	Default : 0x00	Access : R/W
	RETENTION_COUNTER_LL[7:0]	7:0	Retention_Counter[7:0].	1
6Ch (39D8h)	REG39D8	7:0	Default : 0x00	Access : RO
	BIST_FAIL_BUS_HH[7:0]	7:0	8'b0.	A
6Dh (39DAh)	REG39DA	7:0	Default : 0x00	Access : RO
	BIST_FAIL_BUS_HL[7:0]	7:0	8'b0.	A DO
6Eh	REG39DC	7:0	Default : 0x00	Access : RO

BIST Register (Bank = 39)					
Index (Absolute)	Mnemonic	Bit	Description		
	BIST_FAIL_BUS_LH[7:0]	7:0	8'b0.		
6Fh	REG39DE	7:0	Default : 0x00	Access : RO	
(39DEh)	BIST_FAIL_BUS_LL[7:0]	7:0	8'b0.		

# SAR Register (Bank = 3A)

SAR Regi	ster (Bank = 3A)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3A00	7:0	Default : 0x00	Access : R/W
(3A00h)	SAR_START	7	SAR start.	
	SAR_PD	6	SAR power down. 0: Enable. 1: Power down.	
	SAR_MODE	5	Select SAR ADC operation mode. 0: One-shot. 1: Freerun.	
	SINGLE	4	1: Enable SINGLE channel m	node.
	KEYPAD_LEVEL	3	Keypad level. 0: Active high. 1: Active low.	
	SAR_SINGLE_CH[2:0] COI	12.0	Select channel for single cha	nnel mode.
01h	REG3A02	7:0 =	Default : 0x00 7 7 / Access : R/W	
(3A02h)	CKSAMP_PRD[7:0]	7:0	CKSAMP_PRD.	<del>(P)</del>
05h	regananternal U	<b>57:0</b>	Default: 0x00	Access : R/W
(3A0Ah)	-	7:6	Reserved.	
	SAR_CH1_LOB[5:0]	5:0	SAR channel 1 lower bound.	
06h	REG3A0C	7:0	Default : 0x00	Access : R/W
(3A0Ch)	-	7:6	Reserved.	
	SAR_CH2_UPB[5:0]	5:0	SAR channel 2 upper bound.	<u> </u>
07h	REG3A0E	7:0	Default : 0x00	Access : R/W
(3A0Eh)	-	7:6	Reserved.	
	SAR_CH2_LOB[5:0]	5:0	SAR channel 2 lower bound.	
08h	REG3A10	7:0	Default : 0x00	Access : R/W
(3A10h)	-	7:6	Reserved.	
	SAR_CH3_UPB[5:0]	5:0	SAR channel 3 upper bound.	<u>,                                      </u>
09h	REG3A12	7:0	Default : 0x00	Access : R/W
(3A12h)	-	7:6	Reserved.	
	SAR_CH3_LOB[5:0]	5:0	SAR channel 3 lower bound.	
0Ah	REG3A14	7:0	Default : 0x00	Access : R/W
(3A14h)	-	7:6	Reserved.	
	SAR_CH4_UPB[5:0]	5:0	SAR channel 4 upper bound.	

	ster (Bank = 3A)				
Index (Absolute)	Mnemonic	Bit	Description		
0Bh	REG3A16	7:0	Default : 0x00	Access : R/W	
(3A16h)	-	7:6	Reserved.		
	SAR_CH4_LOB[5:0]	5:0	SAR channel 4 lower bound.		
0Ch	REG3A18	7:0	Default : 0x00	Access : RO	
(3A18h)	SAR_RDY	7	SAR ready.		
	-	6	Reserved.		
	SAR_ADC_CH1_DATA[5:0]	5:0	SAR ADC channel 1 output d	lata.	
0Dh	REG3A1A	7:0	Default : 0x00	Access : RO	
(3A1Ah)	-	7:6	Reserved.		
	SAR_ADC_CH2_DATA[5:0]	5:0	SAR ADC channel 2 output d	lata.	
0Eh	REG3A1C	7:0	Default : 0x00	Access : RO	
(3A1Ch)	-	7:6	Reserved.		
	SAR_ADC_CH3_DATA[5:0]	75.6	SAR ADCchannel 3 output data.		
<b>0Fh</b>	REG3A1EOr 、空刊中	7:0	Default : 0x00   7日 //	Access : RO	
(3A1Eh)	- 101 / <del>                                       </del>	7:6	Reserved.	<del>/ m</del> J	
	SAR_ADC_CH4_DATA[5:0]	<b>S</b> 5:0	SAR ADC channel 4 output d	lata.	
10h	REG3A20	7:0	Default : 0xFF	Access : R/W	
(3A20h)	OEN_SAR_GPIO[3:0]	7:4	Output enable for GPIO pad		
			0: Enable.		
			1: Disable.		
	SAR_AISEL[3:0]	3:0	Pad GPIO/Ain switch.		
			1: Analog input. 0: GPIO.		
10h	REG3A21	7:0	Default : 0x00	Access : R/W	
(3A21h)	SAR_FREERUN	7	Set up SAR ADC for freerun.		
			0: Controlled by digital (defa	nult).	
			1: Freerun.		
	SARADC_PD	6	SAR ADC power down.		
			1: Power down.		
	CAD CUCFIELO	F 4	0: Enable SAR ADC.		
	SAR_CHSEL[1:0]	5:4	SAR ADC channel select.  00: Channel 0.		
			01: Channel 1.		
			10: Channel 2.		
			11: Channel 3.		

SAR Regi	ster (Bank = 3A)			
Index (Absolute)	Mnemonic	Bit	Description	
	I_SAR_GPIO[3:0]	3:0	Output data for GPIO pad.	
12h	REG3A24	7:0	Default : 0x00	Access : RO
(3A24h)	-	7:6	Reserved.	
	C_SAR_GPIO[5:0]	5:0	Input data for GPIO pad.	
13h	REG3A26	7:0	Default : 0x01	Access: RO, R/W
(3A26h)	-	7:4	Reserved.	
	SAR_INT_STATUS	3	Status of SAR_INT.	
	SAR_INT_FORCE	2	Force interrupt for SAR_INT.	
	SAR_INT_CLR	1	Interrupt clear for SAR_INT.	
	SAR_INT_MASK	0	Interrupt mask for SAR_INT.  0: Enable.  1: Disable.	
15h	REG3A2A/letar Cor	7:0	Default: 0x00	Access : R/W
(3A2Ah)	SAR_CH5_UPB[5:07 111 1	7:6 5:0	Reserved. SAR channel 5 upper bound.	
	REG3A2Cntornal	7:0	Default : 0x00	Access : R/W
(3A2Ch)	- IIILEIIIAI U	7:6	Reserved.	•
	SAR_CH5_LOB[5:0]	5:0	SAR channel 5 lower bound.	
17h	REG3A2E	7:0	Default : 0x00	Access : R/W
(3A2Eh)	-	7:6	Reserved.	-
	SAR_CH6_UPB[5:0]	5:0	SAR channel 6 upper bound.	
18h	REG3A30	7:0	Default : 0x00	Access : R/W
(3A30h)	-	7:6	Reserved.	-
	SAR_CH6_LOB[5:0]	5:0	SAR channel 6 lower bound.	
19h	REG3A32	7:0	Default : 0x00	Access : RO
(3A32h)	-	7:6	Reserved.	
	SAR_ADC_CH5_DATA[5:0]	5:0	SAR ADC for channel 5 data	read back.
1Ah	REG3A34	7:0	Default : 0x00	Access : RO
(3A34h)	-	7:6	Reserved.	
	SAR_ADC_CH6_DATA[5:0]	5:0	SAR ADC for channel 6 data	read back.
1Bh	REG3A36	7:0	Default : 0x0F	Access : R/W
(3A36h)	-	7:6	Reserved.	•
JAJUII)				

SAR Register (Bank = 3A)					
Index (Absolute)	Mnemonic	Bit	Description		
	OEN_SAR_GPIO_EXT_2CH[1:0]	3:2	SAR[5:4] Output enable for GPIO pad. 0: Enable. 1: Disable.		
	SAR_AISEL_EXT_2CH[1:0]	1:0	SAR[5:4] Pad GPIO/Ain switch. 1: Analog input. 0: GPIO.		
20h ~ 22h	-	7:0	Default : -	Access : -	
(3A40h ~ 3A45h)	-	-	Reserved.		

#### PIU\_MISC\_0 Register (Bank = 3C)

PIU_MIS	C_0 Register (Bank = 3	3C)		
Index (Absolute)	Mnemonic	Bit	Description	
00h ~ 0Fh	-	7:0	Default : -	Access : -
(3C00h ~ 3C1Fh)	-	-	Reserved.	
10h	REG3C20	7:0	Default : 0x00	Access : RO, R/W
(3C20h)	CRC_DUM_10[4:0]	7:3	Bit 0 is used as DST_SEL_V[	DMCU.
	DMA_BUSY	2	DMA busy.	
	DMA_DONE	1	DMA idle.	
	-	0	Reserved.	
10h	REG3C21	7:0	Default : 0x00	Access : RO
(3C21h)	DMA_STATE[7:0]	7:0	DMA status.	
20h	REG3C40	7:0	Default : 0x11	Access : R/W
(3C40h)	CSZ_SETUP[3:0]tar CC	rific	Number of cycles between S SPI_SCK.	SPI_CSZ falling and first
	CSZ_HOLD[3:6] )米圳「	3:0-	Number of cycles between la	st SPI_SCK and SPI_CSZ rising.
L L	REG3C41	7:0	Default: 0x01	Access : R/W
(3C41h)	FAST		FAST mode.	
	-	6:4	Reserved.	
	CSZ_HIGH[3:0]	3:0	Number of cycles when SPI_	_CSZ = high.
26h	REG3C4C	7:0	Default : 0x00	Access : R/W
(3C4Ch)	RESERVED0[7:0]	7:0	[5:0]: SPI clock selection. [8]: SPI new cycle.	
26h	REG3C4D	7:0	Default : 0x00	Access : R/W
(3C4Dh)	RESERVED0[15:8]	7:0	See description of '3C4Ch'.	
27h	REG3C4E	7:0	Default : 0x00	Access : R/W
(3C4Eh)	RESERVED0[23:16]	7:0	See description of '3C4Ch'.	
27h	REG3C4F	7:0	Default : 0x00	Access : R/W
(3C4Fh)	RESERVED0[31:24]	7:0	See description of '3C4Ch'.	
2Ah	REG3C54	7:0	Default : 0x00	Access : WO
(3C54h)	-	7:1	Reserved.	
	SPI_NEW_CYCLE	0	Force SPI to issue a new cyc	de.
30h	REG3C60	7:0	Default : 0xAA	Access : R/W
(3C60h)	WDT_KEY[7:0]	7:0	enable: WDT_KEY != 0xaa5	

PIU_MIS	C_0 Register (Bank = 3	3C)			
Index (Absolute)	Mnemonic	Bit	Description		
30h	REG3C61	7:0	Default : 0x55	Access : R/W	
(3C61h)	WDT_KEY[15:8]	7:0	See description of '3C60h'.		
31h	REG3C62	7:0	Default : 0x00	Access: R/W	
(3C62h)	WDT_SEL[7:0]	7:0	WDT interval, 65536 * (655	36 - WDT_SEL) cycles.	
31h	REG3C63	7:0	Default : 0xFC	Access: R/W	
(3C63h)	WDT_SEL[15:8]	7:0	See description of '3C62h'.		
32h	REG3C64	7:0	Default : 0x00	Access : R/W	
(3C64h)	WDT_INT_SEL[7:0]	7:0	When WDT_CNT[31:16] > \ interrupt occurs.	WDT_INT_SEL, watchdog	
32h	REG3C65	7:0	Default : 0xFF	Access : R/W	
(3C65h)	WDT_INT_SEL[15:8]	7:0	See description of '3C64h'.		
33h	REG3C66	7:0	Default : 0x00	Access : RO, WO	
(3C66h)	<ul> <li>Mstar Co</li> </ul>	730	Reserved		
	WDT_CLR_RESET_FLAG	<u></u> – ₁ <b>2</b>	Clear watchdog reset flag.		
	WDT_CLR_MCU /木 リリー	lJ 担比	Clear watchdog.		
	wdt_rstnternal l	Jse	Watchdog reset occurs.		
38h	REG3C70	7:0	Default : 0x00	Access : R/W	
(3C70h)	POWER_STATUS0[7:0]	7:0	Power status 0.		
38h	REG3C71	7:0	Default : 0x00	Access : R/W	
(3C71h)	POWER_STATUS0[15:8]	7:0	See description of '3C70h'.		
39h	REG3C72	7:0	Default : 0x00	Access : R/W	
(3C72h)	POWER_STATUS1[7:0]	7:0	Power status 1.		
39h	REG3C73	7:0	Default : 0x00	Access: R/W	
(3C73h)	POWER_STATUS1[15:8]	7:0	See description of '3C72h'.		
3Ah	REG3C74	7:0	Default : 0x00	Access: R/W	
(3C74h)	POWER_STATUS2[7:0]	7:0	Power status 2.		
3Ah	REG3C75	7:0	Default : 0x00	Access : R/W	
(3C75h)	POWER_STATUS2[15:8]	7:0	See description of '3C74h'.	1	
3Bh	REG3C76	7:0	Default : 0x00	Access : R/W	
(3C76h)	POWER_STATUS3[7:0]	7:0	Power status 3.		
3Bh	REG3C77	7:0	Default : 0x00	Access : R/W	
(3C77h)	POWER_STATUS3[15:8]	7:0	See description of '3C76h'.	1	
3Ch	REG3C78	7:0	Default : 0x00	Access : R/W	

Index	Mnemonic	D:F	Description	
(Absolute)		Bit	Description	
	POWER_STATUS4[7:0]	7:0	Power status 4.	
3Ch	REG3C79	7:0	Default : 0x00	Access : R/W
(3C79h)	POWER_STATUS4[15:8]	7:0	See description of '3C78h'.	
3Dh	REG3C7A	7:0	Default : 0x00	Access : R/W
(3C7Ah)	POWER_STATUS5[7:0]	7:0	Power status 5.	
3Dh	REG3C7B	7:0	Default : 0x00	Access : R/W
(3C7Bh)	POWER_STATUS5[15:8]	7:0	See description of '3C7Ah'.	
3Eh	REG3C7C	7:0	Default : 0x00	Access : R/W
(3C7Ch)	POWER_STATUS6[7:0]	7:0	Power status 6.	
3Eh	REG3C7D	7:0	Default : 0x00	Access : R/W
(3C7Dh)	POWER_STATUS6[15:8]	7:0	See description of '3C7Ch'.	
3Fh	REG3C7E	7:0	Default : 0x00	Access : R/W
(3C7Eh)	POWER_STATUS7[7:0]	7.00	Power status 7.	
3Fh	REG3C7FOr \$四十川市	7:0	Default: 0x00左 7日 /	Access : R/W
(3C7Fh)	POWER_STATUS7[15:8]	7:0	See description of '3C7Eh'.	<del>4 H)</del>
40h	REG3C80nterna	J30	Default : 0x00	Access : R/W
	TIMER_MAX_0[7:0]	7:0	When internal counter == T	TMER_MAX, interrupt occurs.
40h	REG3C81	7:0	Default : 0x00	Access : R/W
(3C81h)	TIMER_MAX_0[15:8]	7:0	See description of '3C80h'.	
41h	REG3C82	7:0	Default : 0x00	Access : R/W
(3C82h)	TIMER_MAX_0[23:16]	7:0	See description of '3C80h'.	
41h	REG3C83	7:0	Default : 0x00	Access : R/W
(3C83h)	TIMER_MAX_0[31:24]	7:0	See description of '3C80h'.	
42h	REG3C84	7:0	Default : 0x00	Access : RO
(3C84h)	TIMER_CNT_CAP_0[7:0]	7:0	Captured counter.	
42h	REG3C85	7:0	Default : 0x00	Access : RO
(3C85h)	TIMER_CNT_CAP_0[15:8]	7:0	See description of '3C84h'.	
43h	REG3C86	7:0	Default : 0x00	Access : RO
(3C86h)	TIMER_CNT_CAP_0[23:16]	7:0	See description of '3C84h'.	•
43h	REG3C87	7:0	Default : 0x00	Access : RO
(3C87h)	TIMER_CNT_CAP_0[31:24]	7:0	See description of '3C84h'.	•
44h	REG3C88	7:0	Default : 0x00	Access : WO
(3C88h)		7:2	Reserved.	

PIU_MIS	C_0 Register (Bank = 3	BC)		
Index (Absolute)	Mnemonic	Bit	Description	
	CLR_0	1	Clear internal counter.	
	CAPTURE_0	0	Capture internal counter.	
44h	REG3C89	7:0	Default: 0x00	Access : R/W
(3C89h)	TIMER_CTRL_0[7:0]	7:0	0: Disable. 3: Enable.	
50h	REG3CA0	7:0	Default : 0x00	Access : R/W
(3CA0h)	TIMER_MAX_1[7:0]	7:0	When internal counter == T	IMER_MAX, interrupt occurs.
50h	REG3CA1	7:0	Default: 0x00	Access : R/W
(3CA1h)	TIMER_MAX_1[15:8]	7:0	See description of '3CA0h'.	
51h	REG3CA2	7:0	Default : 0x00	Access : R/W
(3CA2h)	TIMER_MAX_1[23:16]	7:0	See description of '3CA0h'.	
51h	REG3CA3	7:0	Default : 0x00	Access : R/W
(3CA3h)	TIMER_MAX_1[31:24]	7:0	See description of '3CA0h'.	
52h	REG3CA4	7:0	Default: 0x00	Access : RO
(3CA4h)	TIMER_CNT_CAP_1[7:0]	7:05	Captured counter.	7. [2]
52h	REG3CASnternal L	<b>Z</b> ;0	Default: 0x00	Access : RO
(3CA5h)	TIMER_CNT_CAP_1[15:8]	7:0	See description of '3CA4h'.	
53h	REG3CA6	7:0	Default: 0x00	Access : RO
(3CA6h)	TIMER_CNT_CAP_1[23:16]	7:0	See description of '3CA4h'.	
53h	REG3CA7	7:0	Default: 0x00	Access : RO
(3CA7h)	TIMER_CNT_CAP_1[31:24]	7:0	See description of '3CA4h'.	
54h	REG3CA8	7:0	Default : 0x00	Access : WO
(3CA8h)	-	7:2	Reserved.	
	CLR_1	1	Clear internal counter.	
	CAPTURE_1	0	Capture internal counter.	
54h	REG3CA9	7:0	Default : 0x00	Access : R/W
(3CA9h)	TIMER_CTRL_1[7:0]	7:0	0: Disable. 3: Enable.	
60h	REG3CC0	7:0	Default : 0x92	Access : R/W
(3CC0h)	ISP_ID[7:0]	7:0	ID of ISP.	
60h	REG3CC1	7:0	Default : 0x4D	Access : R/W
(3CC1h)	ISP_PWD1[7:0]	7:0	ISP password 1.	
61h	REG3CC2	7:0	Default : 0x53	Access : R/W

PIU_MIS	C_0 Register (Bank = 3	BC)		
Index (Absolute)	Mnemonic	Bit	Description	
	ISP_PWD2[7:0]	7:0	ISP password 2.	
61h	REG3CC3	7:0	Default : 0x54	Access : R/W
(3CC3h)	ISP_PWD3[7:0]	7:0	ISP password 3.	
62h	REG3CC4	7:0	Default : 0x41	Access : R/W
(3CC4h)	ISP_PWD4[7:0]	7:0	ISP password 4.	
62h	REG3CC5	7:0	Default : 0x52	Access : R/W
(3CC5h)	ISP_PWD5[7:0]	7:0	ISP password 5.	
63h	REG3CC6	7:0	Default : 0x00	Access : R/W
(3CC6h)	ISP_CTRL0[7:0]	7:0	ISP password 6.	
70h	REG3CE0	7:0	Default : 0x00	Access : R/W
(3CE0h)	DMA_SRC_ADR_0[7:0]	7:0	Source address lower word.	
70h	REG3CE1	7:0	Default : 0x00	Access : R/W
(3CE1h)	DMA_SRC_ADR_0[15:8]	7.0 C	See description of '3CE0h'.	
71h	REG3CEZ C 字 十川 =	7:0	Default: 0x00年7月 //	Access : R/W
(3CE2h)	DMA_SRC_ADR_1[7:0]	7:0	Source address higher word.	
71h	REG3CE3Nternal (	<b>7:0</b> -	Default 10x00	Access : R/W
(3CE3h)	DMA_SRC_ADR_1[15:8]	7:0	See description of '3CE2h'.	1
72h	REG3CE4	7:0	Default : 0x00	Access : R/W
(3CE4h)	DMA_DST_ADR_0[7:0]	7:0	Destination address lower wo destination is DRAM.	ord, must align to 8-byte when
72h	REG3CE5	7:0	Default : 0x00	Access : R/W
(3CE5h)	DMA_DST_ADR_0[15:8]	7:0	See description of '3CE4h'.	
73h	REG3CE6	7:0	Default : 0x00	Access : R/W
(3CE6h)	DMA_DST_ADR_1[7:0]	7:0	Destination address higher widestination is DRAM.	ord, must align to 8-byte when
73h	REG3CE7	7:0	Default : 0x00	Access : R/W
(3CE7h)	DMA_DST_ADR_1[15:8]	7:0	See description of '3CE6h'.	
74h	REG3CE8	7:0	Default : 0x00	Access : R/W
(3CE8h)	DMA_SIZE_0[7:0]	7:0	DMA size lower word, must all is DRAM.	ign to 8-byte when destination
74h	REG3CE9	7:0	Default : 0x00	Access : R/W
(3CE9h)	DMA_SIZE_0[15:8]	7:0	See description of '3CE8h'.	
75h	REG3CEA	7:0	Default : 0x00	Access : R/W

PIU_MIS	C_0 Register (Bank = 3	BC)			
Index (Absolute)	Mnemonic	Bit	Description		
	DMA_SIZE_1[7:0]	7:0	DMA size higher word, must align to 8-byte when destination is DRAM.		
75h	REG3CEB	7:0	Default : 0x00	Access : R/W	
(3CEBh)	DMA_SIZE_1[15:8]	7:0	See description of '3CEAh'.		
76h	REG3CEC	7:0	Default : 0x00 Access : R/W, WO		
(3CECh)	DMA_ADDR_INC	7	Set to 1 when destination is not increasing, for VDMCU.		
	DMA_RIU_MODE	6	Same as DMA_DST_SEL.		
	DMA_BIG_ENDIAN	5	Swap byte order in 4-byte wo	ord.	
	-	4	Reserved.		
	DMA_DST_SEL	3	0: DRAM.		
			1: DSP when CRC_DUM_10[0	] is 0, VDMCU when	
			CRC_DUM_10[0] is 1.		
	Mstar Co	2:1	Reserved.		
	DMA_TRIG	0	DMA trigger bit, write only.		
7Dh ~ 7Fh	- tor 深圳r	7,0	Default:业有限么	Access : -	
(3CFAh ~ 3CFEh)	Internal l	Jse	Reserved.		

# IR Register (Bank = 3D)

IR Regist	ter (Bank = 3D)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG3D00	7:0	Default : 0x1F	Access : R/W
(3D00h)	RC_FIFO_WFIRST	7	RC FIFO write first.  0: Read first; 1: write first.	
	RC_FIFO_CLEAR	6	RC FIFO clear. 0: Disable; 1: enable.	
	RC_AUTOCONFIG	5	Auto config RC5 and RC6 setting.	
	RC6_LS_THR_L[4:0]	4:0	RC6 leading pulse threshold 3	* 32.
00h	REG3D01	7:0	Default : 0x00	Access : R/W
(3D01h)	RCIN_INV	7	RC input invert. 0=disabe;1=enable.	
	RC_DEBUG_SEL[2:0]	6:4	RC debug output select.	
	RC_WKUP\FIStar CC	nfic	RC wake up enable. 0=disable; 1=enable.	
	RCSEXT_ <b>ENT</b> 深圳下	月鼎	Extended RC-5 enable. 0=disable; 1=enable.	(2) 司
	RC6_EN Internal (	Jse	0= RC5; 1= RC6.	
	RC_EN	0	RC receiver enable.	
			0=disable; 1=enable.	T
01h	REG3D02	7:0	Default : 0xA0	Access : R/W
(3D02h)	RC_LONGPULSE_THR[7:0]	7:0	RC long pulse threshold. To judge long pulse or not.	
01h	REG3D03	7:0	Default : 0x04	Access : R/W
(3D03h)	-	7:5	Reserved.	
	RC_LONGPULSE_THR[12:8]	4:0	See description of '3D02h'.	
02h	REG3D04	7:0	Default : 0xC0	Access : R/W
(3D04h)	RC_LONGPULSE_MAR[7:0]	7:0	RC6 long pulse margin, only	for RC6.
02h	REG3D05	7:0	Default : 0x00	Access : R/W
(3D05h)	-	7:5	Reserved.	
	RC6_LS_THR_H[2:0]	4:2	RC6 leading pulse threshold 3	* 1024.
	RC_LONGPULSE_MAR[9:8]	1:0	See description of '3D04h'.	
03h	REG3D06	7:0	Default : 0x41	Access : R/W
(3D06h)	RC_INT_THR[6:0]	7:1	RC Integrator threshold * 8. To judge 0 or 1.	

IR Regist	er (Bank = 3D)			
Index (Absolute)	Mnemonic	Bit	Description	
	RC6_ECO_EN	0	RC6 ECO function enable.	
03h	REG3D07	7:0	Default : 0x00	Access : R/W
(3D07h)	-	7:5	Reserved.	
	RC_CLKDIV[4:0]	4:0	RC operating clock divisor rat	io.
04h	REG3D08	7:0	Default : 0x3C	Access : R/W
(3D08h)	RC_WDOG_COUNT[7:0]	7:0	RC watch dog counter (based input).	d on 2kHz for 1MHz clock
04h	REG3D09	7:0	Default : 0x10	Access : R/W
(3D09h)	RC_TIMEOUT_COUNT[7:0]	7:0	RC timeout counter (based or	n 0.5kHz for 1MHz clock input).
05h	REG3D0A	7:0	Default : 0xFF	Access : R/W
(3D0Ah)	COMP_RCKEY1[7:0]	7:0	RC power wakeup key1.	
05h	REG3D0B	7:0	Default : 0xFF	Access : R/W
(3D0Bh)	COMP_RCKEY2[7:0] C	7:0	RC power wakeup key2.	
06h	REG3D0C	7:0	Default: 0x00	Access : RO
(3D0Ch)	RCKEY_ADDRESS[7:0]	7:05	RC decode address.	ブロ
	Internal l	Jse	RC5: {2 b0,toggle,address[4: RC6: Address[7:0].	0]}.
06h	REG3D0D	7:0	Default : 0x00	Access : RO
(3D0Dh)	RCKEY_COMMAND[7:0]	7:0	RC decode command. RC5: {repeat,1'b0,command[	'5·∩1\
			RC5EXT: {repeat,command[6	==
			RC6: Command[7:0].	
07h	REG3D0E	7:0	Default : 0x00	Access : RO
(3D0Eh)	-	7:5	Reserved.	
	RCKEY_MISC[4:0]	4:0	RC6 decode MISC data.	
			[2:0]: MODE[2:0].	
			[3]: Toggle. [4]: Repeat.	
08h	REG3D10	7:0	Default : 0x00	Access : RO
(3D10h)	-	7	Reserved.	1
	RC_FIFO_WPTR[2:0]	6:4	RC FIFO write pointer.	
	-	3	Reserved.	
	RC_FIFO_FULL	2	RC FIFO full.	
	RC_TIMEOUT_FLAG	1	RC time-out flag.	
	_		1: Time-out.	

IR Register (Bank = 3D)					
Index (Absolute)	Mnemonic	Bit	Description		
	RC_FIFO_EMPTY	0	RC FIFO empty.		
08h	REG3D11	7:0	Default : 0x00	Access : RO	
(3D11h)	-	7:3	Reserved.		
	RC_FIFO_RPTR[2:0]	2:0	RC FIFO read pointer.		
09h	REG3D12	7:0	Default : 0x00	Access : WO	
(3D12h)	-	7:1	Reserved.		
	RC_FIFO_RD_PULSE	0	RC FIFO read pulse gen.		
09h	REG3D13	7:0	Default : 0x00	Access : WO	
(3D13h)	-	7:1	Reserved.		
	RC_WKUP_CLR	0	RC wake up clear pulse gene	rator.	
0Ah	REG3D14	7:0	Default : 0xFF	Access : R/W	
(3D14h)	RC_ADDRESS[7:0]	7:0	RC power wakeup address.		
0Ah	REG3D15/ISTAT CC	17:0C	Default :0x01	Access : R/W	
(3D15h)	- for {空刊]	7:2	Reserved.     左	\ <u></u>	
	RC_ANYKEY_EN	기기미	RC anykey wakeup enable.	<del>7 [-]</del>	
	RCADR_CMP_ERMINA	Jse	RC power wakeup address er	nable.	
40h	REG3D80	7:0	Default : 0xBE	Access : R/W	
(3D80h)	IR_INV	7	Invert the polarity for input I	R signal.	
	IR_INT_MASK	6	IR Interrupt request Mask for	mcu.	
	IR_RPCODE_EN	5	IR Repeat Code check enable		
	IR_LG01H_CHK_EN	4	IR Logic 0/1 High level edge	Check Enable.	
	IR_DCODE_PCHK_EN	3	IR Data Code Parity Check Er	nable.	
	IR_CCODE_CHK_EN	2	IR Customer Code Check Ena	ble.	
	IR_LDCCHK_EN	1	IR Leader Code (header + of	f code) Check Enable.	
	IR_EN	0	IR NEC-like (PPM format) dec	ode Enable for Full/Raw mode.	
40h	REG3D81	7:0	Default : 0xC1	Access : R/W	
(3D81h)	IR_INT_CRC_MASK	7	Interrupt Mask for IR CRC ch	eck.	
	RAW_RPT_INT_MASK	6	Interrupt Mask for Repeat co	de in RAW mode.	
	-	5:4	:4 Reserved.		
	IR_BIT_INV_EN	3	Enable for IR decode logic bit 0: Disable.	t inverse.	
			1: Enable.		

IR Regist	er (Bank = 3D)				
Index (Absolute)	Mnemonic	Bit	Description		
	IR_KEY_MSB_FIRST	2	Enable for IR key MSB first. 0: The key data format is LSB 1: The key data format is MS		
	IR_SEPR_EN	1	IR Separator Code check Ena only).	ble (This bit is for Mitsubishi	
	IR_TIMEOUT_CHK_EN	0	IR Time-Out Check Enable.	T	
41h	REG3D82	7:0	Default : 0xF2	Access: R/W	
(3D82h)	IR_HDC_UPB[7:0]	7:0	The counter Upper Bound for	Header Code.	
41h	REG3D83	7:0	Default: 0x2B	Access : R/W	
(3D83h)	-	7:6	Reserved.		
	IR_HDC_UPB[13:8]	5:0 See description of			
42h	REG3D84	7:0	Default : 0x5E	Access : R/W	
(3D84h)	IR_HDC_LOB[7:0]	7:0	The counter Lower Bound for Header Code.		
42h	REG3D85	7:0	Default : 0x1A	Access : R/W	
(3D85h)	for 深圳市	7.6	Reserved. \/ 有限小	)	
	IR_HDC_LOB[13:8]	5:0	See description of '3D84h'.	4 · J	
	REG3D86Nternal (	150	Default : 0xF9	Access : R/W	
(3D86h)	IR_OFC_UPB[7:0]	7:0	The counter Upper Bound for	Off Code.	
43h	REG3D87	7:0	Default : 0x15	Access : R/W	
(3D87h)	-	7:5	Reserved.		
	IR_OFC_UPB[12:8]	4:0	See description of '3D86h'.		
44h	REG3D88	7:0	Default : 0x2F	Access : R/W	
(3D88h)	IR_OFC_LOB[7:0]	7:0	The counter Lower Bound for	Off Code.	
44h	REG3D89	7:0	Default : 0x0D	Access : R/W	
(3D89h)	-	7:5	Reserved.		
	IR_OFC_LOB[12:8]	4:0	See description of '3D88h'.		
45h	REG3D8A	7:0	Default : 0x35	Access : R/W	
(3D8Ah)	IR_OFC_RP_UPB[7:0]	7:0	The counter Upper Bound for	Repeat Off Code.	
45h	REG3D8B	7:0	Default : 0x0C	Access : R/W	
(3D8Bh)	-	7:4	Reserved.		
	IR_OFC_RP_UPB[11:8]	3:0	See description of '3D8Ah'.		
46h	REG3D8C	7:0	Default : 0x53	Access : R/W	
(3D8Ch)	IR_OFC_RP_LOB[7:0]	7:0	The counter Lower Bound for	Repeat Off Code.	
46h	REG3D8D	7:0	Default : 0x07	Access : R/W	

IR Regist	er (Bank = 3D)			
Index (Absolute)	Mnemonic	Bit	Description	
	-	7:4	Reserved.	
	IR_OFC_RP_LOB[11:8]	3:0	See description of '3D8Ch'.	
47h	REG3D8E	7:0	Default : 0xBC	Access : R/W
(3D8Eh)	IR_LG01H_UPB[7:0]	7:0	The counter Upper Bound for	Logic 0/1 High level width.
47h	REG3D8F	7:0	Default : 0x02	Access : R/W
(3D8Fh)	-	7:2	Reserved.	
	IR_LG01H_UPB[9:8]	1:0	See description of '3D8Eh'.	
48h	REG3D90	7:0	Default : 0xA4	Access : R/W
(3D90h)	IR_LG01H_LOB[7:0]	7:0	The counter Lower Bound for	Logic 0/1 High level width.
48h	REG3D91	7:0	Default : 0x01	Access : R/W
(3D91h)	-	7:2	Reserved.	
	IR_LG01H_LOB[9:8]	1:0	See description of '3D90h'.	
49h	REG3D92/IStar CC	700	Default :0x78	Access : R/W
(3D92h)	IR_LG0_UPB[7:0]; 77 +       =	<b>-7:0</b> i	The counter Upper Bound for	Logic 0 width.
49h	REG3D93	7:0	Default: 0x05	Access : R/W
(3D93h)	<ul> <li>Internal I</li> </ul>	J <b>5</b> 32	Reserved./	
	IR_LG0_UPB[10:8]	2:0	See description of '3D92h'.	
4Ah	REG3D94	7:0	Default : 0x48	Access : R/W
(3D94h)	IR_LG0_LOB[7:0]	7:0	The counter Lower Bound for	Logic 0 width.
4Ah	REG3D95	7:0	Default : 0x03	Access : R/W
(3D95h)	-	7:3	Reserved.	
	IR_LG0_LOB[10:8]	2:0	See description of '3D94h'.	
4Bh	REG3D96	7:0	Default : 0xF0	Access : R/W
(3D96h)	IR_LG1_UPB[7:0]	7:0	The counter Upper Bound for	Logic 1 width.
4Bh	REG3D97	7:0	Default : 0x0A	Access : R/W
(3D97h)	-	7:4	Reserved.	
	IR_LG1_UPB[11:8]	3:0	See description of '3D96h'.	
4Ch	REG3D98	7:0	Default : 0x90	Access : R/W
(3D98h)	IR_LG1_LOB[7:0]	7:0	The counter Lower Bound for	Logic 1 width.
4Ch	REG3D99	7:0	Default : 0x06	Access : R/W
(3D99h)	-	7:4	Reserved.	
	IR_LG1_LOB[11:8]	3:0	See description of '3D98h'.	
4Dh	REG3D9A	7:0	Default : 0x00	Access : R/W

IR Regist	er (Bank = 3D)			
Index (Absolute)	Mnemonic	Bit	Description	
	IR_SEPR_UPB[7:0]	7:0	The counter Upper Bound for	Separator Code width.
4Dh	REG3D9B	7:0	Default : 0x00	Access : R/W
(3D9Bh)	-	7:4	Reserved.	
	IR_SEPR_UPB[11:8]	3:0	See description of '3D9Ah'.	
4Eh	REG3D9C	7:0	Default : 0x00	Access : R/W
(3D9Ch)	IR_SEPR_LOB[7:0]	7:0	The counter Lower Bound for	Separator Code width.
4Eh	REG3D9D	7:0	Default : 0x00	Access : R/W
(3D9Dh)	-	7:4	Reserved.	
	IR_SEPR_LOB[11:8]	3:0	See description of '3D9Ch'.	
4Fh	REG3D9E	7:0	Default : 0x8C	Access : R/W
(3D9Eh)	IR_TIMEOUT_CYC[7:0]  Mstar Cc	7:0	The counter value for IR Timeout Cycles. Timeout check will start when under below conditions.  1. IR_TIMEOUT_CHK_EN=1.	
4Fb	prespotor 文本 十川 古	7:0	2. Counter value > IR_TIMEOUT_CYC.	
4Fh (3D9Fh)	REG3D9FO「	7111	Default: 0x00 PC /	Access : R/W
	IR_TIMEOUT_CYC[15:8]	J <sub>7:0</sub> J <del>SC</del>	See description of '3D9Eh'.	A
50h (3DA0h)	REG3DA0	7:0	Default : 0x30	Access : R/W
(SDAOII)	IR_TIMEOUT_CLR_SW	7	<ul><li>IR Timeout Clear by SoftWare</li><li>1: Enable.</li><li>0: Disable.</li></ul>	2.
	IR_TIMEOUT_CLR_SET[2:0]	6:4		
	-	3	Reserved.	
	IR_TIMEOUT_CYC[18:16]	2:0	See description of '3D9Eh'.	
50h	REG3DA1	7:0	Default : 0x1F	Access : R/W
(3DA1h)  IR_CCODE_BYTE  7 IR Customer Code Byte setting (for 0: 1 byte customer code. 1: 2 bytes customer code. Recommend: 1 for NEC format Please also see 0x3DA4h and 0x3 setting.		at		

IR Regist	IR Register (Bank = 3D)					
Index (Absolute)	Mnemonic	Bit	Description			
	IR_CODE_BIT_NUM[6:0]	6:0	IR data code total bits. 00: 1 bit. 01: 2 bits. 10: 3 bits 7f: 128 bits. Recommend: 1f for NEC form	nat.		
51h	REG3DA2	7:0	Default : 0x00	Access: R/W, WO		
(3DA2h)  RPT_FLAG_CLR_RAW  7 Interrupt Flag Clear for IR rep 1: Clear interrupt flag. 0: Not clear interrupt flag.		peat code flag in RAW mode.				
	-	6	Reserved.			
	IR_SEPR_BIT[5:0]	5:0	IR Separator Bits setting (Onl	y used for Mitsubishi format in		
Mstar Confic full/raw mode). The code data bit decode after		·				
	for深圳市	見	state when REG_IR_SEPR_EN	( ) D		
51h	REG3DA3	7:0	Default: 0x0F	Access : R/W, WO		
(3DA3h)	IR_FIFO_CRITEMAN (	Jse	IR FIFO Clear Pulse Generation			
			1: Generate 1T fifo clear puls	e.		
			0: Normal operation. It is recommended to clear IF	R fifo when leaving nower		
			down mode.	the wien leaving power		
	-	6	Reserved.			
	IR_SHOT_SEL[1:0]	5:4	The pshot/nshot selection for S/W mode).	internal counter (Only used in		
			2_b01 : only pshot edge dete	ect for counter.		
			2_b10 : only nshot edge dete			
			2_b00/11 : both pshot and no			
	IR_FIFO_FULL_EN	3	IR FIFO Full Enable (Used in Full/Raw mode).  0: Disable FIOF Full (data can be written over when FIFO is full).			
			1: Enable FIFO Full (data will full).	be discarded when FIFO IS		

IR Regist	er (Bank = 3D)			
Index (Absolute)	Mnemonic	Bit	Description	
	IR_FIFO_DEPTH[2:0]	2:0		code data or IR raw data, not totally support 16 bytes depth.
52h	REG3DA4	7:0	Default : 0x00	Access : R/W
(3DA4h)	IR_CCODE[7:0]  Mstar Co	7:0 Infic F 県	IR Customer Code.  If the customer code only have 1 byte, we can set  IR_CCODE[7:0] instead of set IR_CCODE[15:0]. The number of bytes for customer code compare depends or the setting of IR_CCODE_BYTE (0x3DA1h[7]).	
52h	REG3DA5	7:0	Default : 0x00	Access : R/W
(3DA5h)	IR_CCODE[15:8]	Jse	See description of '3DA4h'.	The coop in the co
53h	REG3DA6	7:0	Default : 0x00	Access : R/W
(3DA6h)	IR_GLHRM_NUM[7:0]	7:0	Glitch Removal Number for co The glitches will be removed below the GLHRM_NUM cycle	whenever their cycle width
53h	REG3DA7	7:0	Default : 0x00	Access : R/W
(3DA7h)	-	7:6	Reserved.	
	IR_DECOMODE[1:0]	5:4	5:4 IR Decode Mode selection.  00/11: Full decode mode (NEC and NEC-like for 01: S/W mode (shot mode, output edge count 10: Raw mode (header decode only and output for NEC-like formats).	
	IR_GLHRM_EN	3	Glitch Removal Enable.	
	IR_GLHRM_NUM[10:8]	2:0	See description of '3DA6h'.	
54h	REG3DA8	7:0	Default : 0x00	Access : R/W

IR Regist	IR Register (Bank = 3D)					
Index (Absolute)	Mnemonic	Bit	Description			
	IR_CKDIV_NUM[7:0]	7:0	The Divided Number of IR decoder input clock, the divided clock is for internal counter use. The input clock source of IR decoder is (XTAL/4) MHz.  8_h00: Divided by 1.  8_h01: Divided by 2  8_hFF: Divided by 256.  Recommend:  8_h02 for Xtal clock=14.318MHz.  8_h05 for Xtal clock=25.00MHz.			
54h	REG3DA9	7:0	Default : 0x00	Access : RO		
(3DA9h)	IR_KEY_DATA[7:0]  Mstar Co	7:0	IR Key Data output for Full/Raw mode data.  After reading IR_KEY_DATA (3DA9h), you must set IR_FIFO_RD_PULSE=1 (3DB0h[0]) for internal fifo r  pointer go to the next one.			
55h	REG3DAA • 🖂 👢	_7:0	Default: 0x00 / 70 /	Access : RO		
(3DAAh)	IR_SHOT_CNT[7:0]	7:64	7:0 IR Shot Count value output in s/w mode, the ty			
	Internal I	عوا	select from IR_SHOT_SEL (3)	DA3h[5:4]).		
55h	REG3DAB	7:0	Default : 0x00	Access : RO		
(3DABh)	IR_SHOT_CNT[15:8]	7:0	See description of '3DAAh'.			
56h	REG3DAC	7:0	Default : 0x00	Access : RO		
(3DACh)	-	7:5	Reserved.			
	IR_SHOT_P	4	<ul><li>IR shot type (pshot/nshot) in</li><li>0: Nshot occurs.</li><li>1: Pshot occurs.</li></ul>	s/w mode.		
	-	3	Reserved.			
	IR_SHOT_CNT[18:16]	2:0	See description of '3DAAh'.			
56h	REG3DAD	7:0	Default: 0x00	Access : RO		
(3DADh)	IR_RC_WKUP_FLAG	7	IR RC wakeup function flag.			
	IR_NEC_WKUP_FLAG	6	IR NEC (or NEC-like) wakeup	function flag.		
	IR_INT_CRC_FLAG	5	IR CRC function interrupt flag			
	IR_INT_FLAG 4 IR normal function interrupt flag.		flag.			
	IR_FIFO_FULL	3	IR FIFO Full Flag for NEC-like decoder.	e (PPM modulation) format		
			1: FIFO is full.			
			0: FIFO is not full yet.			

IR Register (Bank = 3D)					
Index (Absolute)	Mnemonic	Bit	Description		
	IR_TIMEOUT_FLAG	2	IR Timeout Flag. 1: Timeout occurs. 0: Not timeout yet.		
	IR_FIFO_EMPTY	1	IR FIFO Empty flag for Full/R	aw mode.	
	IR_RPT_FLAG	0	IR FIFO data Repeat Flag for	Full mode.	
57h	REG3DAE	7:0	Default : 0x00	Access : RO	
(3DAEh)	IR_CRC_GOLDEN[7:0]	7:0	IR CRC Golden value, calculated by hardware while enter into power down mode. This value can be read just for reference, software don't need to fill any value. (Read-Only).		
57h	REG3DAF	7:0	Default : 0x00	Access : RO	
(3DAFh)	IR_CRC_GOLDEN[15:8]	7:0	See description of '3DAEh'.		
58h	REG3DB0	7:0	Default : 0x20	Access : R/W, WO	
(3DB0h)	IR_WKUP_KEY_SEL[3:0]	7:4 C	IR key byte select for wakeup		
	for 深圳市	鼎	0: Select byte 0 of IR signal bytes).	', □]	
	Internal l	Jse	1: Select byte 1 of IR signal abytes).	as IR key (2nd byte of IR data	
			2: Select byte 2 of IR signal a bytes).	es IR key (3rd byte of IR data	
			15: Select byte 15 of IR signa bytes).	l as IR key (7th byte of IR data	
	IR_NEC_WKUP_FLAG_CLR	3	IR wakeup flag clear of NEC	(or NEC-like) format.	
			1: Clear pulse generate.		
	TD FLAG CI S		0: No operation.		
	IR_FLAG_CLR	2	IR interrupt flag clear.  1: Clear pulse generate.		
			0: No operation.		
	IR_CRC_FLAG_CLR	1	IR crc interrupt flag clear.		
			1: Clear pulse generate.		
			0: No operation.		
	IR_FIFO_RD_PULSE	0	IR FIFO Read Pulse.		
			1: Read.		
			0: Not read.  Note: Need to set this bit to	1 after s/w read	
				let FIFO read pointer go to the	
			next one).	. p	

IR Regist	IR Register (Bank = 3D)				
Index (Absolute)	Mnemonic	Bit	Description		
59h	REG3DB2	7:0	Default : 0xFF	Access : R/W	
(3DB2h)	IR_NEC_COMP_KEY1[7:0]	7:0	IR compare key1 for wakeup format.	function of NEC (or NEC-like)	
59h	REG3DB3	7:0	Default : 0xFF	Access : R/W	
(3DB3h) IR_NEC_COMP_KEY2[7:0] 7:0		7:0	IR compare key2 for wakeup function of NEC (or NEC-like) format.		
5Ah	REG3DB4	7:0	Default: 0x00	Access : R/W	
(3DB4h)	IR_ANYKEY_WKUP_EN	7	Enable for IR wakeup by any matched) matched function.  0: Disable.  1: Enable.	key (Customer code must	
	IR_NEC_WKUP_EN	6	Enable for IR wakeup function of NEC (or NEC-like) format 0: Disable.		
	Mstar Co	nfic	1: Enable		
	- c 2克工川一	_ 5_1	Reserved.	\ =	

for 深圳市鼎料实业有限公司 Internal Use Only

IR Regist	IR Register (Bank = 3D)					
Index (Absolute)	Mnemonic	Bit	Description			
	IR_4MAT_SEL[4:0]  Mstar Co	鼎可	IR data sequence format select for NEC-like (PPM modulation) formats.  0: Format not define, decided by code_bit assignment (ir_ccode_byte (reg_3D50h[15], ir_code_bit_num (reg_3D50h[14:8])).  1: C16D8D8P format (ex: NEC, Toshiba format).  2: C8D8 format (ex: Mitsubishi, Konka format).  3: C4D8C4D8P format (ex: RCA format).  4: C26D8D8P format.  5: C32D8D8P format.  6: C5D6C5D6P format.  7: C6D6C6D6P format.  8: D7C6 format (ex: Sony-D7C6).  9: D7C8 format (ex: Sony-D7C8).  10: D8C6 format (ex: Sony-D8C6).  11: D5_only format (ex: MV500).  12: S1C4D6 format (ex: LR3715M).  14: R1T1C3D6 format (ex: M3004 LAB1-Carrier).  15~31: Reserved.  Note:  S = System Code.  C = Customer Code Bits, (ex: C8= customer code 8bits).  D = Data (Key) Code Bits, (ex: D8= data code 8bits).  P = Format with Parity Check (ex: 3th byte and 4th byte of NEC format).			

# DDC Register (Bank = 3E)

DDC Regi	DDC Register (Bank = 3E)					
Index (Absolute)	Mnemonic	Bit	Description			
00h	REG3E00	7:0	Default : 0x00	Access : RO		
(3E00h)	D2B_WBUF_RPORT_A0[7:0]	7:0	DDC2Bi master write buffer,	MCU read point of A0.		
00h	REG3E01	7:0	Default : 0x00	Access : R/W		
(3E01h)	D2B_RBUF_WPORT_A0[7:0]	7:0	DDC2Bi master read buffer,	MCU write point of A0.		
02h	REG3E04	7:0	Default : 0x00	Access : RO		
(3E04h)	D2B_WBUF_RPORT_D0[7:0]	7:0	DDC2Bi master write buffer,	MCU read point of D0.		
02h	REG3E05	7:0	Default : 0x00	Access : R/W		
(3E05h)	D2B_RBUF_WPORT_D0[7:0]	7:0	DDC2Bi master read buffer,	MCU write point of D0.		
04h	REG3E08	7:0	Default : 0x00	Access : WO		
(3E08h)	D2B_RBUF_WPORT_PULSE_A0	7	MCU write pulse generate for D2B RBUF_A0.			
	- 14 ( 0 )	6	Reserved.			
	D2B_RBUF_WPORT_PULSE_D0	IGE	MCU write pulse generate for	or D2B RBUF_D0.		
	- for 深圳市山	4:0	Reserved./ 右限//	司		
04h	REG3E09	7:0	Default : 0x00	Access : R/W		
(3E09h)	<ul> <li>Internal Us</li> </ul>	<del></del>	Reserved.			
	EN_NO_ACK	1	DDC2Bi does not send ack in read by cpu.  0: Disable.  1: Enable.	f data buffer has not been		
	-	0	Reserved.			
05h	REG3E0A	7:0	Default : 0x00	Access : R/W		
(3E0Ah)	D2B_ID_A0[7:0]	7:0	[7] DDC2Bi Enable for A0. [6:0] DDCBi ID[7:1] for A0.			
06h	REG3E0C	7:0	Default : 0x00	Access : R/W		
(3E0Ch)	D2B_ID_D0[7:0]	7:0	[7] DDC2Bi Enable for D0. [6:0] DDCBi ID[7:1] for D0.			
07h	REG3E0E	7:0	Default : 0x00	Access : RO		
(3E0Eh)	C_LAT_SRAM_DATA_A0[7:0]	7:0	DDC Data Read Port for ADC Cpu read ADC sram data.	C Sram.		
07h	REG3E0F	7:0	Default : 0x00	Access : RO		
(3E0Fh)	C_LAT_SRAM_DATA_D0[7:0]	7:0	DDC Data Read Port for DVI Cpu read DVI sram data.	Sram.		

DDC Regi	ister (Bank = 3E)			
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG3E10	7:0	Default : 0x00	Access : RO
(3E10h)	-	7	Reserved.	
	D2B_INT_FINAL_STATUS_A0[6:0]	6:0	<ul> <li>[6] DDC2Bi Start interrupt flag.</li> <li>[5] DDC2Bi Stop interrupt flag.</li> <li>[4] DDC2Bi Data Read interrupt flag.</li> <li>(write data into rbuf to clear).</li> <li>[3] DDC2Bi Data Write interrupt flag.</li> <li>(read data from wbuf to clear).</li> <li>[2] The 8th bit of the ID, interrupt flag.</li> <li>0: Write.</li> <li>1: Read.(RO, update automatically).</li> <li>[1] WADR interrupt flag.</li> <li>1: The data in wbuf is the 2nd byte.(WADR).</li> <li>0: The data in wbuf is not the 2nd byte(Not WADR).</li> </ul>	
	Mstar Conf	ide	[0] DDC2Bi ID interrupt flag.	
09h (3E12h)	REG3E12 _	7:0 	Default: 0x00 Reserved.	
0Ah	REG3E14	7:0	Default : 0x06	Access : R/W
(3E14h)	D2B_INT_MASK_A0[6:0]	6:0		

<b>DDC Reg</b>	ister (Bank = 3E)				
Index (Absolute)	Mnemonic	Bit	Description		
			<ul> <li>[2] The 8th bit of the ID, interrupt mask.</li> <li>0: Write.</li> <li>1: Read.(RO, update automatically).</li> <li>[1] WADR interrupt mask.</li> <li>1: The data in wbuf is the 2nd byte.(WADR).</li> <li>0: The data in wbuf is not the 2nd byte(Not WADR).</li> <li>[0] DDC2Bi ID interrupt flag.</li> </ul>		
0Bh	REG3E16	7:0	Default : 0x06	Access : R/W	
(3E16h)	-	7	Reserved.	,	
	Internal Us	引和 e(	<ul> <li>[6] DDC2Bi Start interrupt flag.</li> <li>[5] DDC2Bi Stop interrupt flag.</li> <li>[4] DDC2Bi Data Read interrupt flag.</li> <li>(write data into rbuf to clear).</li> <li>[3] DDC2Bi Data Write interrupt flag.</li> </ul>		
0Ch	REG3E18	7:0	Default : 0x00	Access : R/W	
(3E18h)	D2B_INT_FORCE_A0[6:0]	6:0	Reserved.  Force the d2b_int_final_status_a0 to 1.  By setting each of the related bit to 1.		
0Dh	REG3E1A	7:0	Default : 0x00	Access : R/W	
(3E1Ah)	-	7	Reserved.		
	D2B_INT_FORCE_D0[6:0]	6:0	Force the d2b_int_final_status_d0 to 1.  By setting each of the related bit to 1.		
0Eh	REG3E1C	7:0	Default : 0x00	Access : WO	
(3E1Ch)	-	7	Reserved.		
	D2B_INT_CLR_A0[6:0]	6:0	Clear the d2b_int_final_status_a0 to 0.  By setting each of the related bit to 1.		
0Fh	REG3E1E	7:0	Default : 0x00	Access : WO	
(3E1Eh)		7	Reserved.		

DDC Reg.	ster (Bank = 3E)				
Index (Absolute)					
	D2B_INT_CLR_D0[6:0]	6:0	Clear the d2b_int_final_status_d0 to 0.  By setting each of the related bit to 1.		
21h	REG3E42	7:0	Default : 0x00 Access : WO		
(3E42h)	D0_CLR_DIRTY	7	Clear dirty bit for DVI_0 (clear pulse generate). 0: Not clear. 1: Clear.		
	A0_CLR_DIRTY	6	Clear dirty bit for ADC_0 (clear pulse generate). 0: Not clear. 1: Clear.		
	-	5:0	Reserved.		
21h (3E43h)	REG3E43	7:0	Default : 0x00	Access : R/W, WO	
	EN_WDATA_CLK_D0	7 Fide	DVI sram write data pulse gen when cpu write.  0: Not gen pulse.  1: Gen pulse.		
	CPURRQ_ST_0_D0 TOT 深圳市	<b>計</b>	DVI sram read pulse gen when cpu read. 0: Not gen pulse.		
	EN_WDATA_CLE_A01 US	e <sub>5</sub> C	1: Gen pulse.  ADC syam write data pulse gen when cpu write.  0: Not gen pulse.		
			1: Gen pulse.		
	CPURRQ_ST_0_A0	4	ADC sram read pulse gen when cpu read.  0: Not gen pulse.  1: Gen pulse.		
	-	3:2	Reserved.		
	D0_EN_READ	1	DDC SRAM Read/Write enable for DVI SRAM.  0: Write.  1: Read.		
	-	0	Reserved.		
22h	REG3E44	7:0	Default : 0x00	Access : RO, R/W, WO	
(3E44h)	CHK_SUM_OK	7	DDC Check Sum.(256Bytes), (R.O). 0: Not OK. 1: OK.		
	CHK1ST_SUM_OK	6	DDC Check Sum1.(128Bytes), (R.O). 0: Not OK. 1: OK.		
			DDC Master function Finish.		

<b>DDC Reg</b>	DDC Register (Bank = 3E)					
Index (Absolute)	Mnemonic	Bit	Description			
			(R.O). 0: Not finish. 1: Finish.			
	MASTER_OK	4	Master OK. (write 128 bytes with acknown (R.O). 0: Not OK. 1: OK.	owledgement received),		
	F128_DVI	3	First 128 bytes send to DVI (second 128 send to a 0: Is DVI.  1: Is ADC.			
	SEL_256	2	Master moves from EEPRON 0: 128 bytes. 1: 256 bytes.	М.		
	master_enate ar Conf for 深圳市県	IGE 混彩	Master disable/Enable. 0: Disable. 有限公司 1: Enable.			
	MASTER_STARTERNAL US	e <sup>o</sup> C	Soft Master stop/Start. Trigger. 0: Stop. 1: Start.			
22h	REG3E45	7:0	Default : 0x00	Access : RO, R/W		
(3E45h)	D0_DDC_EN	7	DDC function Enable for DVI_0. 0: Disable. 1: Enable.			
	FILTER_ON	6	DDC Filter. 0: Disable. 1: Enable.			
	D0_DDCW_PROTECT	5	DDC I2C bus Write Protect for DVI_0 port. 0: Not protected. 1: Protected.			
	BYPASS_DDC	4	Bypass DDC. 0: Disable. 1: Enable.			
	BYPASS_SEL_DVI	3	Bypass Select DVI. 0: ADC. 1: DVI.			

DDC Regi	DDC Register (Bank = 3E)					
Index (Absolute)	Mnemonic	Bit	Description  DDC Busy for DVI_0 (read only). 0: Not busy. 1: Busy.  DDC last Read/Write status for DVI_0 (read only). 0: Write. 1: Read.  DDC SRAM Dirty status for DVI_0 (read only). 0: Not dirty. 1: Dirty.			
	D0_DDC_BUSY	2				
	D0_LAST_RW	1				
	D0_DIRTY_BIT	0				
23h	REG3E46	7:0	Default : 0x00	Access : RO, R/W		
(3E46h)	FILTER_MSB	7	DDC Filter Msb.			
	D0_LAST_ADR[6:0]	6:0	DDC Last R/W address for DVI_0.			
23h	REG3E47	7:0	Default : 0x00	Access : R/W		
(3E47h)	DO_CPU_ADR[7:0] CON	7:0€	DDC Address Port for CPU read/write for DVI_0.			
24h (3E48h)	DO_CPU_WDATA[7:0]	<b>7:0</b> 17:0	Default: 0x00 Access: R/W  DDC Data Port for CPU write for DVI_0.			
24h	REG3E49nternal US	<b>7</b> :0	Default : 0x00	Access: RO, R/W		
(3E49h)	A0_DDC_EN	7	DDC function Enable for ADC_0. 0: Disable. 1: Enable.			
	-	6	Reserved.			
	A0_DDCW_PROTECT	5	DDC I2C bus Write Protect for ADC_0 port. 0: Not protected. 1: Protected.			
	SLEW_SEL[1:0]	4:3	Slew Rate Control. 00: Bypass. 01: Drive 1 cycle. 10: Drive 2 cycles. 11: Drive 3 cycles.			
	A0_DDC_BUSY	2	DDC Busy for ADC_0 (read only). 0: Not busy. 1: Busy.			
	A0_LAST_RW	1	DDC last Read/Write status for ADC_0 (read only). 0: Write. 1: Read.			
			1. Redu.			

Index (Absolute)	Mnemonic	Bit Description		
,			0: Not dirty. 1: Dirty.	
25h	REG3E4A	7:0	Default : 0x80	Access: RO, R/W
(3E4Ah)	-	7	Reserved.	
	A0_LAST_ADR[6:0]	6:0	DDC Last R/W address for ADC_0. (read only).	
25h	REG3E4B	7:0	Default : 0x00	Access : R/W
(3E4Bh)	A0_EN_READ	7	DDC SRAM Read/Write enable for ADC SRAM. 0: Write. 1: Read.	
	A0_CPU_ADR[6:0]	6:0	DDC address port for CPU read/write for ADC_0.	
26h	REG3E4C	7:0	Default : 0x00	Access : R/W
(3E4Ch)	A0_CPU_WDATA[7:0]	7:0	DDC Data Port for cpu write for ADC_0.	
30h (3E60h)	REG3E60VIStal COII	7:0	Default : 0x80	Access : R/W
	HDMI_25 <b>6</b> EN 深圳市	鼎利	HDMI sram 256 enable. (allow DVI SRAM256x8 instead of SRAM128x8).	
	BYPASS_SED_TOPMONTO	Se <sub>6</sub> C	DDC bypass source port selection.  If BYP_SEL_DVI==1.  0: Choose D1.  1: Choose D0.	
	-	5:0	Reserved.	
3Ah	REG3E74	7:0	Default : 0x22	Access : RO, R/W
(3E74h)	-	7:6	Reserved.	
	HDCP_EN	5	HDCP Enable for ddc. 0: Not enable. 1: Enable.	
	-	4:3	Reserved.	
	HDCP_MA_FINISH	2	HDCP master finish (Read Only).	
	ENWRITE_HDCP	1	Enable cpu write (for hdcp sram/74reg).  0: Not enable.  1: Enable.	
	HDCP_SRAM_ACCESS	0	HDCP sram access enable (1 for cpu; 0 for 74reg access). 0: Access HDCP 74reg. 1: Access HDCP sram.	

DDC Reg	ister (Bank = 3E)				
Index (Absolute)	Mnemonic	Bit	Description		
3Bh	REG3E76	7:0	Default : 0x00	Access : R/W	
(3E76h)	CPU_ADR_REG[7:0]	7:0	CPU r/w address (for hdcp_key_sram/74reg).		
3Bh	REG3E77	7:0	Default : 0x00	Access : R/W	
(3E77h)	-	7:2	Reserved.		
	CPU_ADR_REG[9:8]	1:0	See description of '3E76h'.		
3Ch	REG3E78	7:0	Default : 0x00	Access: R/W	
(3E78h)	CPU_WDATA_REG[7:0]	7:0	CPU write data port (for hdcp_key_sram/74reg).		
3Ch (3E79h)	REG3E79	7:0	Default : 0x00	Access : RO	
	HDCP_DATA_PORT_RD[7:0]	7:0	HDCP read data port (for hdcp_key_sram/74reg).		
3Dh (3E7Ah)	REG3E7A	7:0	Default : 0x00	Access : WO	
	-	7:3	Reserved.		
	LOAD_ADR_P Wistar Cont	ide	2 HDCP address load pulse generate.  0: Not gen pulse.  1: Gen pulse.		
	HDCP_DATA_WRZPK 川市 男	引於 e(	HDCP data write port pulse 0: Not gen pulse. 1: Gen pulse.	generate.	
	HDCP_DATA_RD_P	0	HDCP data read port pulse generate. 0: Not gen pulse. 1: Gen pulse.		
3Dh	-	7:0	Default : -	Access : -	
(3E7Bh)	-	-	Reserved.		
3Eh	REG3E7C	7:0	Default : 0x80	Access : R/W	
(3E7Ch)	RSTZ_SW_DDC	7	Software reset for DDC (low active).		
	-	6:0	Reserved.		

#### **REGISTER TABLE REVISION HISTORY**

Date	Bank	Register
2009/04/25		Create first version.
2009/07/07	0A	• 0A2A

This page is intended to be left blank.