

Attention Please: Under the technology license agreement between MStar and Dolby/SRS/BBE, MStar is obliged not to provide samples that incorporate Dolby/SRS/BBE technology to any third party who is not a qualified licensee of Dolby/SRS/BBE respectively.

FEATURES

- Single display LCD TV controller with PC & multimedia display functions
- Input supports up to UXGA & 1080P
- Panel supports up to UXGA(1600x1200) / WSXGA+(1680x1050)
- TV decoder with comb filter
- · Multi-standard TV sound demodulator and decoder
- 10-bit triple-ADC for TV and RGB/YPbPr
- 10-bit video data processing
- Integrated DVI/HDCP/HDMI compliant receiver
- High-quality dual scaling engines & dual 3-D video de-interlacers
- · 3-D video noise reduction
- MStarACE-3 picture/color processing engine
- Embedded On-Screen Display (OSD) controller engine
- Built-in MCU supports PWM & GPIO
- Built-in dual-link 8/10-bit LVDS transmitter
- 5-volt tolerant inputs
- Low EMI and power saving features
- 216-pin LQFF
- NTSC/PAL/SECAM Video Decoder
 - Supports NTSC M, NTSC-J, NTSC-4 43, PAL (B,D,G,H,M,N,I,Nc), and SECAM
 - Automatic TV standard detection
 - 3-D Comb filter for MTSC/PAL
 - 5 configurable CVBS & V/C 5-video inputs
 - Supports Teletext level-1.5, WSS, VPS, Closed-caption, and V-chip
 - CVBS video output
- Video IF for Multi-Standard Analog TV
 - Digital low IF architecture
 - Stepped-gain PGA with 26 dB tuning range and 1 dB tuning resolution
 - Maximum IF analog gain of 37dB in addition to digital gain
 - Programmable TOP to accommodate different tuner gain to optimize noise and linearity performance

Multi-Standard TV Sound Decoding/Processing

- Supports BTSC/NICAM/A2/EIA-J demodulation and decoding
- FM stereo & SAP demodulation
- Support MP3 decode
- Programmable delay for audio/video synchronization
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, and P/G EQ
- Optional advanced surround available (Dolby¹, SRG² BBE³.. etc) Note
- Digital Audid Interface
 - I²S digital audio input & output
 - S/PDIF digital audio output
 - HDMI audio channel processing capability
 - Audio Line-In L/R x4
 - Audio Line-Out L/R x4
 - Built-in audio DAC L/R x4
 - Built-in audio ADC L/R x1
 - SIF audio input
- Aralog CGP Compliant Input Ports
 - Two analog ports support up to UXGA
 - Supports HDTV RGB/YPbPr/YCbCr
 - Supports Composite Sync and SOG (Sync-on-Green) separator
 - Automatic color calibration
- DVI/HDCP/HDMI Compliant Input Port
 - Two DVI/HDMI input ports with built-in switch
 - Supports TMDS clock up to 225MHz @ 1080P 60Hz with 12-bit deep-color resolution
 - Single link on-chip DVI 1.0 compliant receiver
 - High-bandwidth Digital Content Protection (HDCP) 1.1 compliant receiver
 - High Definition Multimedia Interface (HDMI)
 1.3 compliant receiver with CEC support
 - Long-cable tolerant robust receiving
 - Support HDTV up to 1080P

¹ Trademark of Dolby Laboratories

² Trademark of SRS Labs, Inc.

³ Registered trademark of BBE Sound, Inc.



Auto-Configuration/Auto-Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
- Sync detection for H/V Sync

■ High-Performance Scaling Engines

- Fully programmable shrink/zoom capabilities
- Nonlinear video scaling supports various modes including Panorama

■ Video Processing & Conversion

- 3-D motion adaptive video de-interlacer
- Edge-oriented adaptive algorithm for smooth low-angle edges
- Automatic 3:2 pull-down & 2:2 pull-down detection and recovery
- MStar 3rd Generation Advanced Color Engine (MStarACE-3) automatic picture enhancement gives:
 - · Brilliant and fresh color
 - Intensified contrast and details
 - Vivid skin tone
 - Sharp edge
 - Enhanced depth of field perception
 - Accurate and independent color control
- sRGB compliance allows end-user to experience the same colors as viewed on CRTs and other displays
- Support xvYCC color processing
- Programmable 10 bit RGB gamma CLUT
 - 3-D video noise reduction
- MPEG artifact removal including de-blocking function
- Frame rate conversion

On-Screen OSD Controller

- 16/256 color palette
- 1024 1/2/4/8-bit/pixel foncs
- Supports texture function
- Supports 4K attribute/code
- Horizontal and vertical stretch of OSD menus
- Pattern generator for production test
- Supports OSD MUX and alpha blending capability
- Supports blinking and scrolling for closed caption applications

Hardware JPEG

- · Supports sequential mode, single scan
- Supports both color picture and grayscale picture
- Operates in scan unit; hardware decoder will handle the bit stream after scan header
- Supports programmable region of interest (ROI)
- Supports format: 422/411/420/444/422T
- Decoded picture will be stored in DRAM with UYVY format
- Supports scaling down ratio: 1/2, 1/4, 1/8, applied to height and width simultaneously

LVDS Panel Interface

- Supports 8/10-bit dual link LVDS up to UXGA(1600x1200) WSXGA+(1680x1050)
- Supports 2 data output formats. Thine & TI data mappings
- Compatible with TIA/FIA
- Dithering with 6/8 bits options

 Reduced swing for LVDS for low EMI
- Supports flexible spread spectrum frequency with 360Hz 11.8MHz and up to 25% modulation

Integrated Micro Controller

- Embedded 8032 micro controller
- Configurable PWM's and GPIO's
- Low-speed ADC inputs for system control
- SPI bus for external flash
- Supports external MCU option controlled through 4-wire double-data-rate direct MCU

External Connection/Component

- USB 2.0 port with internal switch to host controller
- 16-bit data bus for external frame buffer (DDR DRAM)
- All system clocks synthesized from a single external clock
- Integrated power management control with independent power plant to support deep sleep, and wake-up from various input



GENERAL DESCRIPTION

The MST6M16JS is a high performance and fully integrated IC for multi-function LCD monitor/TV with resolutions up to WUXGA (1920x1200). It is configured with an integrated triple-ADC/PLL, an integrated DVI/HDCP/HDMI receiver, a multi-standard TV video and audio decoder, a video de-interlacer, a scaling engine, the MStarACE-3 color engine, an on-screen display controller and a built-in output panel interface. By use of external frame buffer, PIP/POP is provided for multimedia applications. Furthermore, 3-D video decoding and processing are fulfilled for high-quality TV applications. To further reduce system costs, the MST6M16JS also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.



ELECTRICAL SPECIFICATIONS

Analog Interface Characteristics

| Parameter | Min | Тур | Max | Unit |
|---|----------|-----|----------|-------------|
| VIDEO ADC Resolution | | 10 | | Bits |
| DC ACCURACY | | | | |
| Differential Nonlinearity | | TBD | TBD | LSB |
| Integral Nonlinearity | | TBD | | LSB |
| VIDEO ANALOG INPUT | | | ~ | |
| Input Voltage Range | | | | |
| Minimum | × | | 0.5 | V p-p |
| Maximum | 1.0 | | | V p-p |
| Input Bias Current | | | 1 | uA |
| Input Full-Scale Matching | | 1.5 | ^ | % FS |
| Brightness Level Adjustment | | 62 | | %FS |
| SWITCHING PERFORMANCE | | | | |
| Maximum Conversion Rate | 165 | | | MSPS |
| Minimum Conversion Rate | | | 12 | MSPS |
| HSYNC Input Frequency | 15 | | 200 | kHz |
| PLL Clock Rate | 12 | | 165 | MHz |
| PLL Jitter | | 500 | | ps p-p |
| Sampling Phase Tempco | | 15 | | ps/°C |
| DYNAMIC PERFORMANCE | | | | |
| Analog Bandwidth, Full Power | | 250 | | MHz |
| DIGITAL INPUTS | | | | |
| Input Voltage, High (V _{fr}) | 2.5 | | | V |
| Input Voltage, Low (V ₂) | | | 0.8 | V |
| Input Current, High (I _{II}) | | | -1.0 | uA |
| Input Current, Low (I _{IL}) | | | 1.0 | uA |
| Input Capacitance | | 5 | | pF |
| DIGITAL OUTPUTS | | | | |
| Output Voltage, High (V _{OH}) | VDDP-0.1 | | | V |
| Output Voltage, Low (Vol | | | 0.1 | V |
| VIDEO ANALOG OUTPUT | | | | |
| CVBS Buffer Output | | | | |
| Output Low | | 1.5 | | V |
| Output High | | 2.0 | | V |



| Parameter | Min | Тур | Max | Unit |
|---------------------------|-----|------|------|----------------|
| AUDIO | | | | |
| ADC Input | | 2.0 | | V p-p |
| DAC Output | | 2.0 | | V p-p |
| SIF Input Range | | | | |
| Minimum | | | 0.1 | V p-p |
| Maximum | 1.0 | • | | ♦ V p-p |
| FSSW Input ¹ | 0 | | 1.8 | V |
| SAR ADC Input | 0 | • () | 3.3 | |
| FB ADC Input ² | 0 | | 1.25 | V |

Specifications subject to change without notice.

Notes:

- Input full scale is typically 1.8V, but input range is 0 ~ 3.3V Input full scale is 1.25V, but input range is 0 ~ 3.3V. 1.

Absolute Maximum Ratings

| Parameter | | Symbol | Mir | Тур | Max | Uni s |
|--|---|----------------------|-----|-----|---------------|-------|
| 3.3V Supply Voltages | | V _{VDD_3} | | | 3.6 | V |
| 2.5V Supply Voltages | | V _{VDD_25} | | | 2.75 | ٧ |
| 1.26V Supply Voltages | | V _{VDD_126} | | | 1.32 | ٧ |
| Input Voltage (5V tolerant inputs) | 7 | V_{IN5Vtol} | | | 5.0 | V |
| Input Voltage (non 5V tolerant inputs) | | V _{IIN} | | | V_{VDD_33} | ٧ |
| Ambient Operating Temperature | | T _A | 0 | 2 | 70 | °C |
| Storage Temperature | X | T _{STG} | -40 | | 150 | °C |
| Junction Temperature | | T _J | | | 150 | °C |

Note: Stresses above those fisted in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|-----------------|----------------------|------------------------|-------------------|
| MST6M16JS-LF | 0°C to +70°C | LQFP | 216 |
| MST6M16JS-LF-S1 | 0°C to +70°C | LQFP | 216 |
| MST6M16JS-LF-S2 | 0°C to +70°C | LQFP | 216 |
| MST6M16JS-LF-S3 | 0°C to +70°C | LQFP | 216 |
| MST6M16JS-LF-S4 | 0°C to +70°C | LQFP | 216 |
| MST6M16JS-LF-S5 | 0°C to +70°C | LQFP | 216 |

Note on product suffix:


- 1. "LF": Lead-free version.
- 2. "S1" ~ "S5": Advanced surround features.

| Code | Description |
|------|--|
| S1 | SRS TruSurround XT TM (TruSurround XT) |
| S2 | Dolby [®] ProLogic [®] II + Dolby [®] Virtual Speaker |
| S3 | Dolby® ProLogic® II + Virtual Dolby® Surround |
| S4 | BBE _® |
| S5 | BBE⊚ ViVA™ |

The SRS TruSurround XTTM technology rights incorporated in the MST6M16JS are owned by SRS Labs, a U.S. Corporation and licensed to MStar. Purchaser of MST6M16JS must sign a license for use of the chip and display of the SRS Labs trademarks. Any products incorporating the MST6M16JS must be sent to SRS Labs for review. SRS TruSurround XT is protected under US and foreign patents issued and/or pending. SRS TruSurround XT, SRS and (O) symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the MST6M16JS, nor /the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set makers to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.

Supply of this Implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other Industrial or Intellectual Property Right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. Companies planning to use this Implementation in products must obtain a license from Dolby Laboratories Licensing Corporation before designing such products.

MARKING IN ORMATION



DISCLAIMER

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

- 6 -



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MS16M16JS comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.



REVISION HISTORY

| Document | Description | Date |
|------------------|-----------------|----------|
| MST6M16JS_ds_v01 | Initial release | Dec 2008 |





MECHANICAL DIMENSIONS





REGISTER DESCRIPTION

ISP Register (Bank = 08)

| ISP Regi | ster (Bank = 08) | | | |
|------------------------|--------------------|-----|--|-------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG0800 | 7:0 | Default : 0x55 | Access : R/W |
| (0800h) | ISP_PASSWORD[7:0] | 7:0 | ISP Password 0x4AAA. If password is correct, enab. If password is incorrect, dis | |
| 00h | REG0801 | 7:0 | Default: 0x55 | Access: R/W |
| (0801h) | ISP_PASSWORD[15:8] | 7:0 | See description of '0800h'. | |
| 01h | REG0802 | 7:0 | Derault : 0x00 | Access : WO |
| (0802h) | SPI_COMMAND[7:0] | 7.0 | SPI command. Writing data to this port will | cause ISP to start operation. |
| 02h | REG0804 | 7:0 | Default : 0x00 | Access R/W |
| (0804h) | ADDRESS1[7:0] | 7:0 | SPI address 1, A[7:0]. | |
| 02h | REG0805 | 7:0 | Default: 0x00 | Access R/W |
| (0805h) | ADDERSS2[7:0] | 7:0 | SPI address 2, A[15:8]. | |
| 03h | REG0806 | 7.0 | Default : 0x00 | Access : R/W |
| (0806h) | ADDRESS3[7:0] | 7.0 | SPI address 3, A[23:16]. | |
| 04h | REG0808 | 7:0 | Default : 0x00 | Access : WO |
| (0808h) | WDATA[7:0] | 7:0 | SPI write data register. | T |
| 05h | REG080A | 7:0 | Default: 0x00 | Access : RO |
| (080Ah) | RDATA[7 0] | 7:0 | SPI read data register. | 1 |
| 06h | REG080C | 7:0 | Default : 0x04 | Access : R/W |
| (0 <mark>8</mark> 0Ch) | SPI_CLK_DIVI | 7 | SPI_CLOCK = MCU_CLOCK/ | |
| | SPI_CLK_DIV8 | 6 | SPI_CLOCK = MCU_CLOCK/ | /8. |
| | - | 5:3 | Reserved. | |
| | SPI_CLK_DIV4 | 2 | SPI_CLOCK = MCU_CLOCK/ | /4. |
| | - | 1 | Reserved. | |
| | SPI_CLK_DIV2 | 0 | SPI_CLOCK = MCU_CLOCK/ | |
| 06h (080Dh) | REG080D | 7:0 | Default : 0x00 | Access : R/W |
| (OCODII) | CDT CLK DT 430 | 7:3 | Reserved. | (420 |
| | SPI_CLK_DIV128 | 2 | SPI_CLOCK = MCU_CLOCK/ | |
| | SPI_CLK_DIV64 | 1 | SPI_CLOCK = MCU_CLOCK/ | |
| | SPI_CLK_DIV32 | 0 | SPI_CLOCK = MCU_CLOCK/ | 32. |



| 13F Kegis | ster (Bank = 08) | | Ĭ | |
|---------------------|--------------------|-------------|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 07h | REG080E | 7:0 | Default : 0x00 | Access : R/W |
| 080Eh) | - | 7:3 | Reserved. | |
| | DEVICE_SELECT[2:0] | 2:0 | Select Device. 000: PMC.MXIC. 001: NextFlash. 010: ST. 011: SST | , 10, |
| 08h | REG0810 | 7:0 | Default: 0x00 | Access : WO |
| (0810h) | - | Z :1 | Reserved. | A |
| | SPI_CE_CLR | | SPI chip enable clear Software can force SPI This bit is a write-ther- 1: Clear 0: Not clear. | chip disable at burst SPI read/wr clear register. |
|)9h | REG0812 | 7:0 | Default : 0x01 | Access : R/W |
| (0812h) | TCES_TIME[7:0] | 7:0 | SPI chip enable setup/bux0000: Delay 1 SPI clo 0x0001: Delay 2 SPI clo 0x0001: Delay 16 SPI clo 0xffff Delay 64k SPI clo Default: Delay 2 SPI clo | ocks. locks. ocks. |
| 09h | REG0813 | 7:0 | Default : 0x00 | Access : R/W |
| (0813h) | TCES_TIME[15:8] | 7:0 | See description of '0812 | 2h'. |
|)Ah | REG0814 | 7:0 | Default : 0xF3 | Access : R/W |
| (0814h) | TBR_TIME[7:0] | 7:0 | Byte-Program time for 0x0000: Delay 1 SPI clo 0x00001: Delay 2 SPI clo 0x0000f: Delay 16 SPI clo 0xffff: Delay 64k SPI clo Default: Delay 500 SPI Assume SPI clock is 40 | ock. ocks. locks. ocks. |
| 0Ah | REG0815 | 7:0 | Default : 0x01 | Access : R/W |
| (0815h) | TBP_TIME[15:8] | 7:0 | See description of '0814 | <u>-</u> |
|)Bh | REG0816 | 7:0 | Default : 0x04 | Access : R/W |
| (0816h) | TCEH_TIME[7:0] | 7:0 | SPI chip enable pulse h 0x0000: Delay 1 SPI clo | igh time. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------------|-------------------|------------|----------------------------|----------------------------------|
| | | | 0x0001: Delay 2 SPI cloc | ks. |
| | | | 0x000f: Delay 16 SPI clo | cks. |
| | | | 0xffff: Delay 64k SPI cloc | |
| | | | Default: Delay 5 SPI clock | |
| 0Bh (0817h) | REG0817 | 7:0 | Default : 0x00 | Access : R/V |
| (0817h) | TCEH_TIME[15:8] | 7:0 | See description of 0816h | |
| 0Ch | REG0818 | 7:0 | Default 0x00 | Access : WO |
| (0818h) | - | 7:1 | Reserved. | |
| | SPI_RD_REQ | 0 | | for CPU to read SPI data via RIU |
| | | | | XIU, request is not needed. |
| 0Dh | REG081A | 7:0 | Derault: 0x14 | Access : R/W |
| (081Ah) | ISP_RP_ADR1[7:0] | 7.0 | Programmable ISP read p | oort address[15:0]. |
| 0Dh | REG081B | 7:0 | Default: 0xC2 | Access R/W |
| (081Bh) | ISP_RP_ADR1[15:8] | 7:0 | See description of '081Ah | n'. |
| 0Eh | REG081C | 7:0 | Default: 0x81 | Access: R/W |
| (081Ch) | ISP_RP_ADR2[7:0] | 7:0 | Programmable ISP read | oort address[31:0]. |
| 0Eh | REG081D | 7:0 | Default : 0x1F | Access : R/W |
| (081Dh) | ISP_RP_ADR2[15:8] | 7.0 | See description of '081Cr | 1. |
| 0Fh | REG081E | 7:0 | Default : 0x01 | Access : R/W |
| (081 <mark>th</mark>) | 1 | 7:1 | Reserved | |
| | ENDIAN_SEL SPI | 0 . | 0: Big endian. | |
| | | | 1: Little endian. | |
| 10b | REG0820 | 7:0 | Default : 0x00 | Access : RO |
| (0 <mark>8</mark> 20h) | - | 7: | Reserved. | |
| | ISP_ACTIVE | 1 | ISP active flag. | |
| 11h | REG0822 | 7:0 | Default : 0x00 | Access : RO |
| (0822h) | | 7:2 | Reserved. | |
| | CPU_ACTIVE | 1 | CPU active flag. | |
| | | 0 | Reserved. | |
| 13h | REG0826 | 7:0 | Default : 0x00 | Access : RO |
| (0826h) | - | 7:6 | Reserved. | ACCESS . NO |
| · · · · | ICD ECM[E:0] | | | |
| 14h | ISP_FSM[5:0] | 5:0 | ISP FSM. | Access : BO |
| 14n (0828h) | REG0828 | 7:0 | Default : 0x00 | Access : RO |
| (302011) | | 7:3 | Reserved. | |



| Total Control | M | D.1 | Barantustan | |
|------------------------|---------------------|-----|---|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | SPI_MASTER_FSM[2:0] | 2:0 | SPI master FSM. | |
| 15h | REG082A | 7:0 | Default : 0x00 | Access : RO |
| (082Ah) | - | 7:1 | Reserved. | |
| | SPI_RD_DATA_RDY | 0 | SPI Read Data Ready flag. | |
| | | | 1: Read data ready | XU |
| 4.61 | DEGGGGG | 7.0 | 0: Read data not ready. | 100 |
| 16h (082Ch) | REG082C | 7:0 | Default: 0x00 | Access : RO |
| (002011) | - | 7:1 | Reserved. | |
| | SPI_WR_DATA_RDY | 0 | SPI Write Data Ready flag. 1. Write data ready. | |
| | | | 0: Write data not ready. | |
| 17h | REG082E | 7.0 | Default : 0x0 | Access : RO |
| (082Eh) | - | 7.1 | Reserved. | |
| | SPI_WR_CM_RDY | 0 | SPI Write Command Ready | flag. |
| | | | 1: Write command ready. | |
| | | | 0: Write command not read | у. |
| 18h | REG0830 | 7.0 | Default : 0x00 | Access : R/W |
| (0830h) | - | 7:1 | Reserved. | |
| | CPU_RST_FM_ISP | 0 | ISP generated reset to CPU. | |
| |) 1/5/ | | When ISP programming is d to CPU. | one, software can issue a rese |
| 19h | REG0832 | 7:0 | Default : 0x00 | Access : RO |
| (08 <mark>32</mark> h) | - \\\\ | 7:1 | Reserved. | |
| | ISP_OLD_EN | 0 | Read flag for ISP_OLD_EN. | |
| 20 h | REC0840 | 7:0 | Default : 0x00 | Access : R/W |
| (0840h) | | 7:1 | Reserved. | |
| S (| FORCE_ISP_IDLE | 0 | Force ISP Idle. | |
| 21h | REG0842 | 7:0 | Default : 0x00 | Access : R/W |
| (0842h) | AAI_NUM[7:0] | 7:0 | For SST SPI Flash use. | |
| | | | In AAI mode, set how much data will be written. 0x0000: For 1-byte programming. | |
| | | | | |
| | • | | 0x0001: For 2-byte program 0xFFFF: For 64-kbyte program | - |
| 21h | REG0843 | 7:0 | Default : 0x00 | Access : R/W |
| (0843h) | AAI_NUM[15:8] | 7:0 | See description of '0842h'. | |



| Index | Mnemonic | Bit | Description | |
|-----------------------|-----------------|-----|-------------------------|--------------------------------|
| (Absolute | | Bit | Description | |
| 22h | REG0844 | 7:0 | Default : 0x00 | Access : R/W |
| 0844h) | PAGE_PRO_REG | 7 | FORCE SPI COMMAND | : |
| | | | Force PAGE PROGRAM | MING. |
| | FAST_READ_REG | 6 | FORCE SPI COMMAND | |
| | | | Force FAST READ. | |
| | READ_REG | 5 | FORCE SPI COMMAND | |
| | | | Force READ. | |
| | WRCR_REG | 4 | FORCE SPI COMMAND | |
| | | | Force WRCR. | |
| | RDCR_REG | 3 | FORCE SPI COMMAND | |
| | | | Force RDCR. | |
| | WRSR_REG | 2 | FORCE SPI COMMAND | |
| | | | Force WRSR. | |
| | RDSR_REG | 1 | FORCE SPI COMMAND | |
| | | Y | Force RDSR. | |
| | AAI_REG | 0 | FORCE SPI COMMAND | |
| | | | Force AAI mode. | 7 |
| 22h | REG0845 | 7:0 | Default : 0x00 | Access : R/W |
| (0845h) | | 7.2 | Reserved. | |
| | MAN_ID_REG | 1 | FORCE SPI COMMAND | |
| | | | Force READ MANUFAC | |
| | B_ERASE_REG | 0 | FORCE SPI COMMAND | : |
| 13 | | | Force BLOCK ERASE. | |
| 25h | REG084A | 7.0 | Default : 0x00 | Access: R/W |
| 0 <mark>8</mark> 4Ah) | TEST_MODE[7]0] | 7: | User defined SPI wave | form. |
| | | | 0x7777: User defined. | |
| C | | | Others: Not user define | MODE, make sure ISP/DMA is |
| | Y 1.0 | | disabled. | i 100L, make suit 13F/DiriA 15 |
| 25h | REG084B | 7:0 | Default : 0x00 | Access : R/W |
| 084Bh) | TEST_MODE[15:8] | 7:0 | See description of '084 | <u> </u> |
| 26h | REG084C | 7:0 | Default : 0x01 | Access : R/W |
| 084Ch) | - | 7:1 | Reserved. | · · |
| | TEST_SPI_CEB | 0 | User generated SPI chi | ip enable waveform. |
| 27h | REG084E | 7:0 | Default : 0x00 | Access : R/W |



| Total and | Marana | D.: | December 1 | |
|------------------------|--------------------------|-----|--|-------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (084Eh) | - | 7:1 | Reserved. | |
| | TEST_SPI_SCK | 0 | User generated SPI clock wa | aveform. |
| 28h | REG0850 | 7:0 | Default : 0x01 | Access : R/W |
| (0850h) | - | 7:1 | Reserved. | A • |
| | TEST_SPI_SI | 0 | User generated SPI data wa | aveform. |
| 29h | REG0852 | 7:0 | Default 0x00 | Access : RO |
| (0852h) | - | 7:1 | Reserved | |
| | TEST_SPI_SO | 0 | SPI data output for RIU rea | d. |
| | | | Delay 1us for every setting | |
| | | | Example 1: W (0x21 0x0)> delay 1us> W (0x22 | -> delay 1us> W (0x23, 0x1 |
| | | | (0x22, 0x0)> delay 1us | |
| | | | | -> delay 1us> W (0x22, 0x1 |
| | | | | 0x0)> delay 1us> R (0x24 |
| | | | > delay 1us> W (0 | |
| 2Ah | REG0854 | 7:0 | Default: 0x00 | Access : R/W |
| (0854h) | TRIGGER_MODE[7:0] | 7.0 | 0x3333: Trigger mode. | |
| | | | Others: Not Trigger mode. Before entering Trigger mode. | de make sure ISP/DMA is |
| | , - | | disabled. | acy make sure 151 / B1 II (15 |
| 2Ah | REG0855 | 7:0 | Default: 0x00 | Access : R/W |
| (0855h) | TRIGGER_MODE[15:8] | 7:0 | See description of '0854h'. | · |
| 30h | REG0860 | 7:0 | Default : 0x00 | Access : WO |
| (0860h) | - | 7:1 | Reserved. | |
| | DMA_START | 0 | DMA Start, DMA between M | IIU and SPI Device. |
| 31h | REG0862 | 7.0 | Default : 0x00 | Access : R/W |
| (086 <mark>2h</mark>) | DMA_CNT[7:0] | 7:0 | DMA transfer size (byte). | |
| 31h | REG0863 | 7:0 | Default : 0x00 | Access : R/W |
| (0863h) | DMA_CNT[15:8] | 7:0 | See description of '0862h'. | |
| 32h | REG0864 | 7:0 | Default : 0x00 | Access : R/W |
| (0864h) | DMA_MIN_START_ADR1[7:0] | 7:0 | DMA source address, unit = | word address, MIU |
| 32h | REG0865 | 7:0 | Address[15:0]. Default: 0x00 | Access : R/W |
| (0865h) | DMA_MIU_START_ADR1[15:8] | 7:0 | See description of '0864h'. | |
| 33h | REG0866 | 7:0 | Default : 0x00 | Access : R/W |



| Index | ster (Bank = 08) Mnemonic | Bit | Description |
|---------------------|----------------------------|------------|--|
| inaex (Absolute) | | JIC | Description |
| 0866h) | DMA_MIU_START_ADR2[7:0] | 7:0 | DMA source address, unit = word address, MIU Address[31:16]. |
| 3h | REG0867 | 7:0 | Default: 0x00 Access: R/W |
|)867h) | DMA_MIU_START_ADR2[15:8] | 7:0 | See description of '0866h'. |
| ₽h | REG0868 | 7:0 | Default: 0x00 Access RO |
| 868h) | - | 7:2 | Reserved |
| | DMA_DONE | 1 | DMA done flag. |
| | DMA_BUSY | 0 | DMA busy flag. |
| h | REG086A | 7:0 | Default: 0x00 Access : RO |
| 86Ah) | DMA_CNT_STATUS[7:0] | 7:0 | DMA counter status. |
| h | REG086B | 7:0 | Default : 0x00 Access : RO |
| 86Bh) | DMA_CNT_STATUS[15:8] | 7:0 | See description of '086Ah'. |
| h | REG086C | 7:0 | Derault 0x01 Access: R/W |
| 36Ch) | CHIP_SELECT8 | 7 | Chip select for SPI Device 6. |
| | | | 1: Enable |
| | | | 0: Disable. |
| | CHIP_SELECT7 | | Chip select for SPI Device 5. 1: Enable. |
| | | | 0: Disable. |
| _ (| CHIP SELECT6 | 5 | Chip select for SPI Device 4. |
| | | ~ - | 1: Enable. |
| | | | 0: Disable. |
| 1 | CHIP_SELECT5 | 4 | Chip select for SPI Device 3. |
| | *** | | Enable. |
| | | 1 | 0: Disable. |
| | CHIP_SELECT4 | 3 | Chip select for SPI Device 2. |
| X | | • | 1: Enable. 0: Disable. |
| | CHIP_SELECT3 | 2 | Chip select for SPI Device 1. |
| | CHIL JELLETS | ۷ | 1: Enable. |
| | | | 0: Disable. |
| | CHIP_SELECT2 | 1 | Chip select for SPI Flash 2. |
| | • | | 1: Enable. |
| | | | 0: Disable. |
| | CHIP_SELECT1 | 0 | Chip select for SPI Flash 1. |
| | | | 1: Enable. |



| ISP Register (Bank = 08) | | | | |
|--------------------------|----------|-----|------------------------|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 0: Disable. | |
| 37h | REG086E | 7:0 | Default : 0x00 | Access : R/W |
| (086Eh) | - | 7:2 | Reserved. | |
| | СРНА | 1 | (see CPQL). | oling point. d when "SCLK" goes to active state d when "SCLK" goes to idle state |
| | CPOL | 0 | (when disabled, "SCLK" | of "SCLK" when SPI is enabled is at high level). but is set (SCLK = 1), otherwise it is |





MCU Register (Bank = 10)

| | ister (Bank = 10) | | | |
|---------------------|-------------------------|-----|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG1000 | 7:0 | Default : 0x01 | Access : R/W |
| (1000h) | SRAM_START_ADDR_1[7:0] | 7:0 | SRAM Start Address[23:16]. | |
| 00h | REG1001 | 7:0 | Default : 0x00 | Access : R/W |
| (1001h) | SRAM_START_ADDR_1[15:8] | 7:0 | See description of '1000h'. | X O |
| 01h | REG1002 | 7:0 | Default 0x01 | Access : R/W |
| (1002h) | SRAM_END_ADDR_1[7:0] | 7:0 | SRAM End Address[23:16]. | |
| 01h | REG1003 | 7:0 | Default: 0x00 | Access : R/W |
| (1003h) | SRAM_END_ADDR_1[15:8] | 7:0 | See description of '1002h'. | . 5 |
| 02h | REG1004 | 7:0 | Default : 0x00 | Access : R/W |
| (1004h) | SRAM_START_ADDR_0[70] | 7:0 | SRAM End Address[15:0]. | |
| 02h | REG1005 | 7:0 | Default : 0x00 | Access: R/W |
| (1005h) | SRAM_START_ADDR_0[15:8] | 7:0 | See description of '1004h'. | |
| 03h | REG1006 | 7:0 | Default 0x00 | Access R/W |
| (1006h) | SRAM_END_ADDR_0[7:0] | 7.0 | SRAM End Address[15:0]. | |
| 03h | REG1007 | 7:0 | Default : 0x80 | Access : R/W |
| (1007h) | SRAM_END_ADDR_0[15:8] | 7.0 | See description of '1006h'. | |
| 04h | REG1008 | 7:0 | Default : 0x01 | Access : R/W |
| (1008h) | DRAM_START_ADDR_1[7:0] | 7:0 | DRAM Start Address[23:16]. | • |
| 04h | REG1009 | 7:0 | Default: 0x00 | Access: R/W |
| (1009h) | DRAM_SMRT_ADDR_1[15:8] | 7:0 | See description of '1008h'. | |
| 05h | REG100A | 7:0 | Default : 0x0F | Access: R/W |
| (100Ah) | DRAM_END_ADDR_1[7:0] | 7:0 | DRAM End Address[23:16]. | |
| 05h | REG100B | 710 | Default: 0x00 | Access: R/W |
| (100Bh) | DRAM_END_ADDR_1[15:8] | 7:0 | See description of '100Ah'. | |
| 06h | REG100C | 7:0 | Default : 0x00 | Access : R/W |
| (100Ch) | DRAM_START_ADDR_0[7:0] | 7:0 | DRAM Start Address[15:0]. | |
| 06h | REG100D | 7:0 | Default : 0x80 | Access : R/W |
| (100Dh) | DRAM_START_ADDR_0[15:8] | 7:0 | See description of '100Ch'. | |
| 07h | REG100E | 7:0 | Default : 0xFF | Access : R/W |
| (100Eh) | DRAM_END_ADDR_0[7:0] | 7:0 | DRAM End Address[15:0]. | |
| 07h | REG100F | 7:0 | Default : 0xFF | Access : R/W |
| (100Fh) | DRAM_END_ADDR_0[15:8] | 7:0 | See description of '100Eh'. | |



| Index | Mnemonic | Bit | Description | |
|-----------------|------------------------|-----|-----------------------------|--------------|
| (Absolute) | | | | |
|)8h | REG1010 | 7:0 | Default : 0x00 | Access : R/W |
| L 010 h) | SPI_START_ADDR_1[7:0] | 7:0 | SPI Start Address[23:16]. | |
| 8h | REG1011 | 7:0 | Default : 0x00 | Access : R/W |
| .011h) | SPI_START_ADDR_1[15:8] | 7:0 | See description of '1010h'. | |
|)h | REG1012 | 7:0 | Default : 0x00 | Access : R/W |
| 012h) | SPI_END_ADDR_1[7:0] | 7:0 | SPI End Address[23:16]. | |
| h | REG1013 | 7:0 | Default: 0x00 | Access: R/W |
| 013h) | SPI_END_ADDR_1[15:8] | 7:0 | See description of '1012h' | |
| Ah | REG1014 | 7:0 | Default : 0x00 | Access : R/W |
| l 014 h) | SPI_START_ADDR_0[7:0] | 7:0 | SPI Start Address[15:0]. | • |
| Ah | REG1015 | 7:0 | Default : 0x0 | Access : R/W |
| .015h) | SPI_START_ADDR_0[15:8] | 7:0 | See description of '1014h'. | |
| 3h | REG1016 | 7:0 | Default: 0xFF | Access : R/W |
| 016h) | SPI_END_ADDR_0[7:0] | 7:0 | SPI End Address[15:0]. | |
| 3h | REG1017 | 7.0 | Default : 0xFF | Access : R/W |
| 017h) | SPI_END_ADDR_0[15:8] | 7:0 | See description of '1016h' | |
| h | REG1018 | 7.0 | Default : 0x02 | Access : R/W |
| 018h) | MCU_BANK_USE_XER | 7 | Use XFR to switch bank. | |
| | TEST_SEL[2:0] | 6:4 | Test bus selection. | |
| | ICACHE_RSTZ | 3 | Icache enable. | |
| | DRAM_EN | 2 | DRAM enable. | |
| | SPI_EN | | SPI enable. | |
| | SRAM_EN | 0 | SRAM enable. | |
| Ch | REG1019 | 7.0 | Default : 0x00 | Access : R/W |
| .019h) | MCU_BANK_XFR[7:0] | 7:0 | XFR bank (64KB). | |
| Dh | REG101A | 7:0 | Default : 0x00 | Access : R/W |
| .01Ah) | TWA[7:0] | 7:0 | TWA for RIU bridge. | |
| Dh | REG101B | 7:0 | Default : 0x00 | Access : R/W |
| 01Bh) | TAW[7:0] | 7:0 | TAW for RIU bridge. | |
|)h | REG1040 | 7:0 | Default : 0x00 | Access : R/W |
| L 040 h) | P0_OV[7:0] | 7:0 | P0 override by P0_REG. | |
| | | | 0: Disable. | |
| | | | 1: Enable. | |



| | gister (Bank = 10) | | | |
|---------------------|--------------------|-----|--------------------------------------|-----------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 20h | REG1041 | 7:0 | Default: 0x00 | Access: R/W |
| (1041h) | P0_REG[7:0] | 7:0 | Data to override P0. | |
| 21h | REG1042 | 7:0 | Default : 0x00 | Access: R/W |
| (1042h) | P1_OV[7:0] | 7:0 | P1 override by P1_REG | A • |
| | | | 0: Disable. | , KO |
| | | | 1: Enable. | |
| 21h (1043h) | REG1043 | 7:0 | Default: 0x00 | Access : R/W |
| | P1_REG[7:0] | 7:0 | Data to override P1. | |
| 22h (1044h) | REG1044 | 7:0 | Default: 0x00 | Access : R/W |
| | P2_OV[7:0] | 7:0 | 12 override by P2_REG 0: Disable. | |
| | | | 1: Enable. | |
| 22h | REG1045 | 7.0 | Default : 0x00 | Access R/W |
| 1045h) | P2_REG[7:0] | 7:0 | Data to override P2. | |
| 23h | REG1046 | 7:0 | Default : 0x00 | Access R/W |
| | P3_OV[7:0] | 0:0 | P3 override by P3_REG | |
| | | | 0: Disable. | 7 |
| | | | 1: Enable. | |
| 23h | REG1047 | 7:0 | Default: 0x00 | Access: R/W |
| (1047h) | P3_REG[7:0] | 7:0 | Data to override P3. | |
| 24h | REG1048 | 7:0 | Default: 0x00 | Access: R/W |
| 1048h) | P0_CTRL 7.0] | 7:0 | MCU Port 0 output ena | ble control. |
| 25h | REG104A | 7:0 | Default : 0x00 | Access: R/W |
| 104Ah) | P0_OE[7:0] | 7:0 | MCU Port 0 output ena | ble. |
| 26h | REC104C | 7.0 | Default : 0x00 | Access: R/W |
| (104Ch) | P0_IN[7:0] | 7:0 | MCU Port 0 output ena | ble from output data. |
| 27h | REG104E | 7:0 | Default: 0x00 | Access: R/W |
| 104Eh) | P1_CTRL[7:0] | 7:0 | MCU Port 1 output enable control. | |
| 28h | REG1050 | 7:0 | Default : 0x00 | Access: R/W |
| 1050h) | P1_OE[7:0] | 7:0 | MCU Port 1 output ena | ble. |
| 29h | REG1052 | 7:0 | Default: 0x00 | Access: R/W |
| 1052h) | P1_IN[7:0] | 7:0 | MCU Port 1 output ena | ble from output data. |
| 2Ah | REG1054 | 7:0 | Default : 0x00 | Access: R/W |
| (1054h) | P2_CTRL[7:0] | 7:0 | MCU Port 2 output ena | ble control. |



| MCU Reg | jister (Bank = 10) | | | |
|---------------------|---------------------|-----|-----------------------------|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 2Bh | REG1056 | 7:0 | Default : 0x00 | Access : R/W |
| (1056h) | P2_OE[7:0] | 7:0 | MCU Port 2 output enable. | |
| 2Ch | REG1058 | 7:0 | Default: 0x00 | Access : R/W |
| (1058h) | P2_IN[7:0] | 7:0 | MCU Port 2 output enable fi | rom output data |
| 2Dh | REG105A | 7:0 | Default : 0x00 | Access : R/W |
| (105Ah) | P3_CTRL[7:0] | 7:0 | MCU Port 3 output enable c | ontrol. |
| 2Eh | REG105C | 7:0 | Default: 0x00 | Access: R/W |
| (105Ch) | P3_OE[7:0] | 7:0 | MCU Port 3 output enable. | |
| 2Fh | REG105E | 7:0 | Default : 0x00 | Access : R/W |
| (105Eh) | P3_IN[7:0] | 7:0 | MCU Port 3 output enable fi | rom output data. |
| 40h | REG1080 | 7.0 | Default : 0x5 | Access : R/W |
| (1080h) | RESET_CPU0[7:0] | 7:0 | Reset CPU 0. | |
| 40h | REG1081 | 7:0 | Default 0xAA | Access : R/W |
| (1081h) | RESET_CPU0[15:8] | 7:0 | See description of '1080h'. | |
| 41h | REG1082 | 7.0 | Default : 0x55 | Access : R/W |
| (1082h) | RESET_CPU1[7:0] | 7:0 | Reset CPU 1. | |
| 41h | REG1083 | 7.0 | Default : 0xA | Access : R/W |
| (1083h) | RESET_CPU1[15:8] | 7:0 | See description of '1082h'. | |
| 42h | REG1084 | 7:0 | Default: 0x00 | Access : R/W |
| (1084h) | SW_RESET_CPU0[7:0] | 7:0 | S/W reset CPU 0 (8051). | |
| 42h | REG1085 | 7:0 | Default : 0x00 | Access : R/W |
| (1085h) | SW_RESET_CPU0[15:8] | 7.0 | See description of '1084h'. | |
| 43h | REG1086 | 7:0 | Default : 0x00 | Access : R/W |
| (1086h) | SW_RESET_CPU1[7:0] | 7:0 | S/W reset CPU 1 (32-bit MC | CU). |
| 43h | REG1087 | 7:0 | Default : 0x00 | Access : R/W |
| (1087h) | SW_RESET_CPU1[15:8] | 7:0 | See description of '1086h'. | |
| 58h | REG10B0 | 7:0 | Default : 0x00 | Access : RO |
| (10B0h) | IB_ADDR0[7:0] | 7:0 | HK MCU program counter. | |
| 58h | REG1081 | 7:0 | Default : 0x00 | Access : RO |
| (10B1h) | IB_ADDR0[15:8] | 7:0 | See description of '10B0h'. | |
| 59h | REG10B2 | 7:0 | Default : 0x00 | Access : RO |
| (10B2h) | IB_ADDR0[23:16] | 7:0 | See description of '10B0h'. | • |
| 59h | REG10B3 | 7:0 | Default : 0x00 | Access : RO |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|---------------------------|------------------------|
| (10B3h) | IB_DATAI0[7:0] | 7:0 | HK MCU inst return data. | · |
| 5Ah | REG10B4 | 7:0 | Default : 0x00 | Access : RO |
| (10B4h) | IB_ADDR1[7:0] | 7:0 | VD MCU program counte | r. |
| 5Ah | REG10B5 | 7:0 | Default : 0x00 | Access : RO |
| (10B5h) | IB_ADDR1[15:8] | 7:0 | See description of '10B4h | 1. |
| 5Bh | REG10B6 | 7:0 | Default 0x00 | Actess : RO |
| (10B6h) | IB_ADDR1[23:16] | 7:0 | See description of '10B4h | n'. |
| 5Bh | REG10B7 | 7:0 | Default: 0x00 | Access : RO |
| (10B7h) | IB_DATAI1[7:0] | 7:0 | VD MCU inst return data. | |
| 5Ch | REG10B8 | 7:0 | Default : 0x00 | Access : RO |
| (10B8h) | IB_ADDR2[7:0] | 7.0 | TT MCU program counte | |
| 5Ch | REG10B9 | 7:0 | Default: 0x00 | Access: RO |
| (10B9h) | IB_ADDR2[15:8] | 7:0 | See description of '10B8h | n'. |
| 5Dh | REG10BA | 7:0 | Default 0x00 | Access RO |
| (10BAh) | IB_ADDR2[23:16] | 7.0 | See description of '10B8h | n'. |
| 5Dh | REG10BB | 7:0 | Default : 0x00 | Access : RO |
| (10BBh) | IB_DATAI2[7:0] | 7.0 | TT MCU inst return data. | |
| 70h | REG10E0 | 7:0 | Default : 0x00 | Access : R/W |
| (10E0h) | XB_ERAM_LB[7:0] | 7:0 | ERAM map HK XDATA lov | w boundary (unit: 1k). |
| | | | Recommended setting: 0 | x14. |
| 70h | REG10E1 | 7:0 | Default : 0x00 | Access: R/W |
| (10E1h) | XB_ERAM_HB[7:0] | 7:0 | ERAM map HK XDATA hig | , , , |
| | | | Recommended setting: 0 | |
| 2h | REC10E4 | 7:0 | Default : 0x00 | Access : R/W |
| (10E4h) | XD2ERAM_ADRH[7:0] | 7:0 | ERAM base address (unit | :: 1k, 0x000-0x3FF). |
| 73h | REG10E6 | 7:0 | Default : 0x00 | Access : R/W |
| (10E6h) | - XV | 7:1 | Reserved. | |
| | XD2ERAM_EN | 0 | Enable ERAM mapping. | |



MIU1 Register (Bank = 11)

| MIU1 Re | gister (Bank = 11) | | | |
|---|--------------------|-----------------------------|--------------------------------|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 70h | REG11E0 | 7:0 | Default: 0x00 | Access : R/W |
| (11E0h) | - | 7:4 | Reserved. | |
| | RDPTG_EN | 3 | Functional test: Read pattern | generator enable |
| | WDCRC_STOP | 2 | Functional test: CFC test stop |). X |
| | WDCRC_START | 1 | Functional test: CRC test star | t. |
| | WDCRC_RST | 0 | Functional test: Software res | et. |
| 71h | REG11E2 | 7:0 | Default: 0x00 | Access : R/W |
| (11E2h) | PTN_MODE[7:0] | 7:0 | Pattern generator mode. | |
| 71h | REG11E3 | 7:0 | Default : 0x00 | Access : R/W |
| (11E3h) | PTN_MODE[15:8] | 7:0 | See description of 11E2h. | |
| 72h | REG11E4 | 7:0 | Default : 0x00 | Access : R/W |
| (11E4h) | PTN_DATA0[7:0] | 7:0 | Pattern generator data0. | |
| 72h | REG11E5 | 7:0 | Default: 0x00 | Access : R/W |
| (11E5h) PTN_DATA0[15:8] 7:0 See description | | See description of '11E4h'. | | |
| 73h | REG11E6 | 7:0 | Default: 0x00 | Access : R/W |
| (11E6h) | PTN_DATA1[7:0] | 7:0 | Pattern generator data1. | , |
| 73h | REG11E7 | 7:0 | Default: 0x00 | Access: R/W |
| (11E7h) | PTN_DATA1[15:8] | 7.0 | See description of 11E6h'. | T |
| 74h | REG11E8 | 7:0 | Default : 0x00 | Access : R/W |
| (11E8h) | PTN_DATA2[7.0] | 7:0 | Pattern generator data2. | |
| 74h | REG11E9 | 7:0 | Default : 0x00 | Access: R/W |
| (11E9h) | PTN_DATA2[15:8] | 7:0 | See description of '11E8h'. | |
| 75h | REG11EA | 7:0 | Default : 0x00 | Access : R/W |
| (11EAh) | PTN_DATA3[7:0] | 7.0 | Pattern generator data3. | T |
| 75h | REG11EB | 7:0 | Default : 0x00 | Access : R/W |
| (11EBh) | PTN_DATA3[15:8] | 7:0 | See description of '11EAh'. | |
| 76h | REG11EC | 7:0 | Default : 0x00 | Access : RO |
| (11ECh) | ADDR_CRC[7:0] | 7:0 | CRC result. | |
| 76h | REG11ED | 7:0 | Default : 0x00 | Access : RO |
| (11EDh) | ADDR_CRC[15:8] | 7:0 | See description of '11ECh'. | T |
| 77h | REG11EE | 7:0 | Default : 0x00 | Access : RO |
| (11EEh) | DATA0_CRC[7:0] | 7:0 | Word0 CRC. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------|-----|-----------------------------|-------------|--|
| 77h | REG11EF | 7:0 | Default : 0x00 | Access : RO | |
| (11EFh) | DATA0_CRC[15:8] | 7:0 | See description of '11EEh'. | | |
| 78h | REG11F0 | 7:0 | Default : 0x00 | Access : RO | |
| (11F0h) | DATA1_CRC[7:0] | 7:0 | Word1 CRC. | | |
| 78h | REG11F1 | 7:0 | Default : 0x00 | Access : RO | |
| (11F1h) | DATA1_CRC[15:8] | 7:0 | See description of '11F0h'. | | |
| 79h | REG11F2 | 7:0 | Default 0x00 | Access RO | |
| (11F2h) | DATA2_CRC[7:0] | 7:0 | Word2 CRC. | | |
| 79h | REG11F3 | 7:0 | Default: 0x00 | Access : RO | |
| (11F3h) | DATA2_CRC[15:8] | 7:0 | See description of '11F2h'. | | |
| 7Ah | REG11F4 | 7:0 | Default : 0x00 | Access : RO | |
| (11F4h) | DATA3_CRC[7:0] | 7:0 | Word3 CRC. | | |
| 7Ah | REG11F5 | 7:0 | Default: 0x00 | Access : RO | |
| (11F5h) | DATA3_CRC[15:8] | 7:0 | See description of '11F4h'. | | |



MIU0 Register (Bank = 12)

| MIU0 Re | gister (Bank = 12) | | | |
|-----------------------|--------------------|----------|---------------------------|----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG1200 | 7:0 | Default : 0x00 | Access : R/W |
| (1200h) | - | 7:1 | Reserved. | |
| | INIT_MIU | 0 | Issue initial MIU cycle. | • |
| 00h | REG1201 | 7:0 | Default: 0x00 | Access RO, R/W |
| (1201h) | INIT_DONE | 7 | Initialization done flag. | |
| | - | 6:0 | Reserved. | |
| 01h | REG1202 | 7:0 | Default v 0x00 | Access : R/W |
| (1202h) | DDR_DQ | | For pad select. | |
| | DDR | 6 | DDR/SDR select. | |
| | DRAM_BUS[1:0] | 5:4 | DRAM bus width. | |
| | | | 0: 16b. | |
| | | | 1: 32b. 2: 64b | |
| | DYNAMIC_CK | 3 | Dynamically turn on/off | output clock |
| | DYNAMIC_CKE | 2 | Dynamically turn on CKF | · · |
| | SELF_REFRESH | | Enter self refresh cycle. | • |
| | CKE | | Turn on CKE | |
| 01h | REG1203 | 7:0 | Default : 0x70 | Access : R/W |
| (120 <mark>3h)</mark> | REGIOS CC | 7 | Chip select low active. | Access 1 K/ W |
| | ADR_OENZ | 6 | Address output enable, | low active |
| M | DQ_OENZ | 5 | Data output enable, low | |
| | CKE_OENZ | 4 | CKE output enable, low | |
| | - 1 | ~ | Reserved. | |
| | COL_SIZE[1:0] | 2:1 | 00: 8-column. | |
| ((| Continui | 2.11 | 01: 9-column. | |
| | | | 10: 10-column. | |
| | 4BA | 0 | 0: 2-bank. | |
| | | | 1: 4-bank. | |
| 02h | REG1204 | 7:0 | Default : 0x40 | Access : R/W |
| (1204h) | RD_TIMING[3:0] | 7:4 | Read data cycle. | |
| | - | 3 | Reserved. | |
| | FORCE_DDR_RD_ACT | 2 | Force DDR_RD_ACT. | |
| | RD_MCK_SEL | 1 | Read data clock select. | |



| MIU0 Re | egister (Bank = 12) | | | |
|---------------------|---------------------|------------|--|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 0: Feedback. 1: Internal. | |
| | RD_IN_PHASE | 0 | Read data phase. 0: Normal. 1: Inverse. | |
| 02h | REG1205 | 7:0 | Default : 0x07 | Access: R/W |
| (1205h) | SRC_MCLK_DLY[1:0] | 7:6 | SDRAM source clock opt | tion: delay selection. |
| | SRC_MCLK_INV | 5 | SCRAN source clock opt 0: MCLK. 1: MCLK_N. | tion. |
| | SRC_MCLK_SEL | 4 | SDRAM source clock opt 0: MCLK. 1: PLL. | ion. |
| | - | 3 | Reserved. | |
| | CAS_LATENCY[2:0] | 2:0 | Cas latency SDR: 2/3. | 0, |
| 03h | REG1206 | | DDR 2/6. Default : 0x00 | Access : R/W |
| (1206h) | TREFPERIOD[7:0] | 7:0 | Refresh cycle, unit is 16 | · · · · · · · · · · · · · · · · · · · |
| 03h | REG1207 | 7:0 | Default : 0x00 | Access : R/W |
| (120 7 h) | REGI 207 | 7.0 | Reserved. | Access : N/ W |
| | PRIORITY 5W | 6 | Switch the priority of gro | oun 0 and group 1 |
| M | MCP_TYPL | 5 | MCP bonding type select | |
| | MCP_EN | A | MCP pad-share enable. | |
| | | 3 | Reserved. | |
| | SIZE_MASK[2:0] | 2:0 | Mask high address > DR | RAM support. |
| 04h | REG 1208 | 7:0 | Default : 0xC8 | Access : R/W |
| (1208h) | TRC[3:0] | 7:4 | DRAM TRC setting. | |
| | TRAS[3:0] | 3:0 | DRAM TRAS setting. | |
| 04h | REG1209 | 7:0 | Default : 0x33 | Access : R/W |
| (1209h) | TRP[3:0] | 7:4 | DRAM TRP setting. | |
| | TRCD[3:0] | 3:0 | DRAM TRCD setting. | |
| 05h | REG120A | 7:0 | Default : 0x62 | Access: R/W |
| (120Ah) | TWR[3:0] | 7:4 | DRAM TWR timing. | |

12/5/2008



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|--------------------|-----|---|---------------------|
| | TRRD[3:0] | 3:0 | DRAM TRRD timing. | |
| 05h | REG120B | 7:0 | Default : 0x02 | Access : R/W |
| (120Bh) | - | 7:4 | Reserved. | • |
| | TMRD[3:0] | 3:0 | DRAM TMRD timing | |
| 06h | REG120C | 7:0 | Default: 0x63 | Access R/W |
| (120Ch) | W2R_OEN_DLY[3:0] | 7:4 | Write to read output enable delay cycle. W2R_DLY + 3: | |
| | W2R_DLY[3:0] | 3:0 | Write to read command | l delay cycle. |
| 06h | REG120D | 7:0 | Default : 0x86 | Access : R/W |
| (120Dh) | R2W_OEN_DLY[3:0] | 7:4 | Read to write output en R2W_DLY + 2 | able delay cycle. |
| | R2W_DLY[3:0] | 3:0 | Read to write command | d delay cycle |
| 07h | REG120E | 7:0 | Default : 0x0E | Access R/W |
| (120Eh) | BA_REORDER[2:0] | 7:5 | Reorder bank address. | Y |
| | TRFC[4:0] | 4:0 | DRAM TRFC timing. | |
| DAh | REG1214 | 7:0 | Default : 0x00 | Access : R/W |
| (1214h) | MRD_EXT[7:0] | 7.0 | Extend Mode Register s | etting value. |
| 0Ah | REG1215 | :0 | Default: 0x00 | Access : R/W |
| (1215h) | RESET_DLL | 7 | Reset DLL. | |
| | | 6 | Reserved. | |
| | MRD_EXT[13:8] | 5:0 | See description of '1214 | 1 h'. |
| 0Eh | REG121C | 7:0 | Default : 0x00 | Access : R/W |
| (121Ch) | - | 7 | Reserved. | |
| | MCP_IN_PHASE | 6 | MCP read data DFF cloc | ck phase selection. |
| | MCP_RD_TIMING[1:0] | 5:4 | MCP read data timing s | election. |
| X | MCP_DIN_BYPASS | 3 | MCP data pad DFF bypa | ass enable. |
| | MCP_D_SWAP | 2 | MCP data swap for diffe | erent DRAM type. |
| | MCP_MCSZ_ONT | 1 | MCP CSZ out. | |
| | MCP_PAD_EN | 0 | MCP pad enable. | |
| 0Fh | REG121E | 7:0 | Default : 0x00 | Access : R/W |
| (121Eh) | - | 7:2 | Reserved. | |
| | DFT_ADRMD | 1 | For DFT coverage. | |
| | SW_RST_MIU | 0 | MIU software reset. | |



| MIU0 Re | gister (Bank = 12) | | | |
|--|--------------------|-----|---|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 10h | REG1220 | 7:0 | Default : 0x09 | Access : R/W |
| (1220h) | DDFSET[3:0] | 7:4 | DDR_FREQ (DDR clock frequency). = (MPLL_FREQ*128*LOOP_DIV1*LOOP_DIV2)/ (DDFSET*IN_DIV1*IN_DIV2). DDR Frequency Set. DDFSET(9:0) must be located between 290 and 832 (Dec). | |
| | DDRIP[1:0] | 3:2 | DDR clock generator charge 00: 0.25uA. 01: 0.50uA. 10: 1.5uA (default). 11: 3.0uA. | e pump current. |
| | DDRRP[1:0] | 1.0 | | |
| 10h | REG1221 | 7:0 | Default : 0x20 | Access : R/W |
| (1221h) | - | 7:6 | Reserved. | |
| | DDFSET[9:4] | 5:0 | See description of '1220h'. | |
| 11h | REG1222 | 7:0 | Default : 0x00 | Access : R/W |
| (1222h) | DDFSPAN[7:0] | 7.0 | DDR clock spread spectrum period. DDR_SPREAD (DDR spread period) = (4* LOOP_DIV1*LOOP_DIV2*DDFSPAN)/ (DDR_FREQ*IN_DIV1*IN_DIV2). | |
| 11h | REG1223 | 7:0 | Default: 0x00 | Access : R/W |
| (1223h) | | 7:5 | Reserved. | |
| | ENFRUNZ | 4 | VCO Free Run Disable. | |
| フ゛ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | DDFT[1:0] | 312 | DDR clock generator test mode. 00: Normal operation (default). 01: Synthesizer truncate to integer divide. 10: Synthesizer bypass (equivalent to divide = 1) 11: Reserved. | |
| | DDFSPAN[9:8] | 1:0 | See description of '1222h'. | |
| 12h | REG1224 | 7:0 | Default : 0x00 | Access : R/W |
| (1224h) | DDFSTER[7:0] | 7:0 | DDR Clock Spread Spectrum Step. DDR_SWB (DDR spread bandwidth) = DDR_FREQ* (2*DDFSPAN*DDFSTEP) / (DDFSET*1024). | |
| 12h | REG1225 | 7:0 | Default : 0x40 | Access : R/W |



| MIU0 Reg | gister (Bank = 12) | | | |
|---------------------|------------------------------|------------|--|--------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1225h) | DDRPLL_LOOP_DIV_FIRST[1:0] | 7:6 | Loop divider1 ratio control. 00: Divide by 1. 01: Divide by 2 (default). 10: Divide by 4. 11: Divide by 8 | • |
| | DDRPLL_INPUT_DIV_FIRST[1:0] | 5:4 | Input divider 1 ratio control. 00: Divide by 1 (default). 01: Divide by 2. 10: Divide by 4. 11: Divide by 8. | |
| | DDRPLL_RESET | 3 | DDR PLL Reset. | |
| | DDRPLL_PORST | 2 | DDR PLL Power On Reset. | 1 |
| | DDRPLL_PD | 1 | DDR PLL Power Down. | |
| 13h | DDR_SSC_EN REG1226 | 7:0 | DDR PLL Spread Spectrum Control Enable. Default: 0x00 Access: R/W | |
| (1226h) | DDRPLL_INPUT_DIV_SECOND[7:0] | 7:0 | Input divider2 ratio (1/N), default 0. 0: N=1. Other: N=IN_DIV 7:0]. | |
| 13h | REG1227 | 7:0 | Default: 0:00 Access: R/W | |
| (1227h) | DDRPLL_LOOP_DIV_SECOND[7:0] | 7:0 | Loop divider2 ratio (1/N), default: 0. 0: N=1. Other: N=IN_DIV[7:0]. | |
| 14h | REG1228 | 7:0 | Default : 0x00 Access : R/W | |
| (1228h) | DDRAT[3:0] | 7:0 | DDR clock generator analog test modes and res | served |
| 14h | REG1229 | 7:0 | Default : 0x00 Access : R/W | |
| (1229h) | DDRAT[15:8] | 7:0 | See description of '1228h'. | |
| 18h | REG1230 | 7:0 | Default : 0x00 Access : R/W | |
| (1230h) | DQSPH1[3:0] | 7:4 | DDR DQS1 input phase control. 0.5T/12 steps. | |
| | DQSPH0[\$.0] | 3:0 | DDR DQS0 input phase control. 0.5T/12 steps. | |
| 19h | REG1232 | 7:0 | Default : 0x00 Access : R/W | |
| (1232h) | DQSPH1_2ND[3:0] | 7:4 | DDR DQS5 input phase control. 0.5T/12 steps. | |
| | DQSPH0_2ND[3:0] | 3:0 | DDR DQS4 input phase control. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------|-----|---|---------------------------|
| | | | 0.5T/12 steps. | |
| 1Ah | REG1235 | 7:0 | Default : 0x00 | Access : R/W |
| (1235h) | DQS_OEN_MASK[7:0] | 7:0 | DQS output enable ma | sk. |
| 1Bh | REG1236 | 7:0 | Default: 0x60 | Access : R/W |
| (1236h) | CLK_DRV[2:0] | 7:5 | DDR CLK IO driving co | ntrol. |
| | DDR_CLK_SWITCH[1:0] | 4:3 | Source clock select. 00: DDR_CLK. 01: DDR_CLK_INV. 10: DDR_CLK_DLY. 11) DDR_CLK_DLY INV | |
| | CLKPH[2:0] | 2.0 | DDR output clock phas 1T/8 steps. | |
| 1Bh | REG1237 | 7:0 | Default : 0x00 | Access: R/W |
| (1237h) | MD_DRV[1:0] | 7:6 | DDR Data IO driving co | ontrol. |
| | ADR_DRV[1:0] | 5:4 | DDR command and ad | dress IO driving control. |
| | DM_DRV[1:0] | 3:2 | DDR Data Mask IO driv | ving control. |
| | DQS_DRV[1:0] | 1:0 | DDR DQS IO driving | ontrol. |
| LCh | REG1238 | 7:0 | Default : 0x00 | Access : R/W |
| (1238h) | FB_CLK_SEL | 7 | SDR read data clock select. 0: FBCLK. 1: PLL 2nd 2H. | |
| | CLKPH1[2:0] | 6:4 | PLL 2nd output clock p | hase control. |
| 1 | - XXV | | 1T/8 steps. | |
| 7 | - ** | 3:2 | Reserved. | |
| | FORCE_D2A_FIFO_EN | Y | Force D2A_FIFO_EN va | alue. |
| | FORCE_CKE_IN | 0 | Force CKE value. | 1 |
| 1Ch | REG1239 | 7:0 | Default : 0x00 | Access : R/W |
| (1239h) | - XV | 7:6 | Reserved. | |
| | LADR_DRV[5:0] | 5:0 | Addr[2:0] pad driving | strength. |
| lDh | REG123A | 7:0 | Default : 0x00 | Access : R/W |
| (123Ah) | - | 7:5 | Reserved. | |
| | DDR266[4:0] | 4:0 | TR[2:0], LEG[1:0]. | |
| | REG123B | 7:0 | Default: 0x00 | Access: R/W |



| MIU0 Re | gister (Bank = 12) | | | |
|---------------------|-----------------------|-----|----------------------------------|------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | DDR_LEG2[6:0] | 6:0 | LEG2 for each byte. | |
| 1Fh | REG123E | 7:0 | Default : 0x00 | Access : R/W |
| (123Eh) | - | 7:3 | Reserved. | |
| | DS_RESTEN | 2 | DQS test mode enable. | * |
| | DQS_IN_I_SEL | 1 | Select DQS_I as DQS DLL i | nput, for test mode |
| | DQS_LOWPOWER | 0 | DQS DLE low power mode writing). | (without clock in when |
| 1Fh | REG123F | 7:0 | Default: 0x00 | Access: RO |
| (123Fh) | DDRPLL_LOCK | | DDR PLL lock status (read o | onl <mark>w).</mark> |
| | - | 6:0 | Reserved. | |
| 20h | REG1240 | 7:0 | Default : 0x00 | Access : R/W |
| (1240h) | - | 7:6 | Reserved. | |
| | RQ0_GROUP_DEADLINE_EN | 5 | Group0 deadline enable. | |
| | RQ0_TIMEOUT_EN | 4 | Group 0 timeout enable. | · |
| | RQ0_GROUP_LIMIT_EN | 3 | Limit group0 request numb | er enable. |
| | RQ0_MEMBER_LIMIT_EN | 2 | Limit group0 client request | number enable. |
| | RQ0_SET_PRIORITY | | Set group0 fixed priority. | |
| | RQ0_ROUND_ROBIN | 0 | Turn on group0 round robin | n. |
| 20h | REG1241 | 7:0 | Default : 0x00 | Access : R/W |
| (1241h) | NO_RQ_CTRL_EN | 7 | No request flow control ena | able. |
| \mathcal{O} | · (//) | 6:3 | Reserved. | |
| | RQ0_CNT2_CTRL_EN | 2 | Flow control counter 2 enal | ble. |
| | RQ0_CNT1_CTRL_EN | 1 | Flow control counter 1 enal | ble. |
| | RQ0_CNT0_CTRL_EN | 0 | Flow control counter 0 enal | ble. |
| 21h | REG1242 | 7:0 | Default : 0x00 | Access : R/W |
| (1242h) | RQ0_MEMBER_MAX[7:0] | 7:0 | Limit group0 client request | number, unit is 4. |
| 21h | REG1243 | 7:0 | Default : 0x00 | Access : R/W |
| (1243h) | RQ0_GROUP_MAX[740] | 7:0 | Limit group0 client request | number, unit is 32. |
| 22h | REG1244 | 7:0 | Default : 0x00 | Access : R/W |
| (1244h) | RQ0_TIMEQUT[7:0] | 7:0 | Limit group0 timeout numb | er. |
| 22h | REG1245 | 7:0 | Default : 0x00 | Access : R/W |
| (1245h) | RQ0_TIMEOUT[15:8] | 7:0 | See description of '1244h'. | |
| 23h | REG1246 | 7:0 | Default : 0x00 | Access: R/W |



| MIU0 Re | gister (Bank = 12) | | | | |
|---------------------|-------------------------|-----|---|------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (1246h) | RQ0_MASK[7:0] | 7:0 | Limit group0 request mask. | | |
| 23h | REG1247 | 7:0 | Default: 0x00 | Access : R/W | |
| (1247h) | RQ0_MASK[15:8] | 7:0 | See description of '1246h'. | • | |
| 24h | REG1248 | 7:0 | Default : 0x00 | Access : R/W | |
| (1248h) | RQ0_HPMASK[7:0] | 7:0 | Limit group0 high priority r | request mask. | |
| 24h | REG1249 | 7:0 | Default: 0x00 | Access : R/W | |
| (1249h) | RQ0_HPMASK[15:8] | 7:0 | See description of '1248h'. | | |
| 25h | REG124A | 7:0 | Default 0x10 | Access : R/W | |
| (124Ah) | RQ01_PRIORITY[3:0] | 7.4 | Limit group0 client 1 fixed pricety number. | | |
| | RQ00_PRIORITY[3:0] | 3:0 | Limit group0 client 0 fixed | priority number | |
| 25h | REG124B | 7:0 | Default : 0x32 | Access : R/W | |
| (124Bh) | RQ03_PRIORITY[3:0] | 7:4 | Limit group0 client 3 fixed | priority number. | |
| | RQ02_PRIORITY[3:0] | 3:0 | Limit group0 client 2 fixed | priority number. | |
| (124Ch) | REG124C | 7:0 | Default : 0x54 | Access: R/W | |
| | RQ05_PRIORITY[3:0] | 7:4 | Limit group0 client 5 fixed | priority number. | |
| | RQ04_PRIORITY[3:0] | 3:0 | Limit group0 client 4 fixed | priority number. | |
| 26h | REG124D | 7:0 | Default : 0x/6 | Access : R/W | |
| (124Dh) | RQ07_PRIORITY[3:0] | 7:4 | Limit group() client 7 fixed | priority number. | |
| | RQ06_PRIORITY[3:0] | 3:0 | Limit group0 client 6 fixed | priority number. | |
| 27h | REG124E | 7:0 | Default : 0x98 | Access : R/W | |
| (124Eh) | RQ09_PRIORIPY[3:0] | 7.4 | Limit group0 client 9 fixed | priority number. | |
| | RQ08_PRIORITY[3:0] | 3.0 | imit group0 client 8 fixed | priority number. | |
| 27h | REG124F | 7:0 | Default : 0xBA | Access : R/W | |
| (124Fh) | ROOD PRIORITY[3:0] | 7:4 | Limit group0 client b fixed | priority number. | |
| | RQ0A_PRIORITY[3:0] | 3:0 | Limit group0 client a fixed | priority number. | |
| 28h | REG1250 | 7:0 | Default : 0xDC | Access : R/W | |
| (1250h) | RQ0D_PRIORITY[3:0] | 7:4 | Limit group0 client d fixed | priority number. | |
| | RQOC_PRIORITY[3:0] | 3:0 | Limit group0 client c fixed | priority number. | |
| 28h | REG1251 | 7:0 | Default : 0xFE | Access : R/W | |
| (1251h) | RQ0F_PRIORITY[3:0] | 7:4 | Limit group0 client f fixed p | - | |
| | RQ0E_PRIORITY[3:0] | 3:0 | Limit group0 client e fixed | • | |
| 29h | REG1253 | 7:0 | Default : 0x00 | Access : R/W | |
| (1253h) | RQ0_GROUP_DEADLINE[7:0] | 7:0 | Group0 deadline, unit is 64 | · | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------------|-----|-----------------------------|---------------------|--|
| 2Ah | REG1254 | 7:0 | Default : 0x00 | Access : R/W | |
| 1254h) | RQ0_CNT0_ID1[3:0] | 7:4 | ID1 for group0 flow contro | l counter0. | |
| | RQ0_CNT0_ID0[3:0] | 3:0 | ID0 for group0 flow contro | l counter0. | |
| 2Ah | REG1255 | 7:0 | Default : 0x00 | Access : R/W | |
| (1255h) | RQ0_CNT0_PERIOD[7:0] | 7:0 | Group0 flow control counter | er0. | |
| 2Bh | REG1256 | 7:0 | Default: 0x00 | Access : R/W | |
| 1256h) | RQ0_CNT1_ID1[3:0] | 7:4 | ID1 for group0 flow contro | l counter1. | |
| | RQ0_CNT1_ID0[3:0] | 3:0 | ID0 for group0 flow contro | l counter1. | |
| 2Bh | REG1257 | 7.0 | Default: 0x00 | Access : R/W | |
| 1257h) | RQ0_CNT1_PERIOD[7:0] | 7:0 | Group0 flow control counted | <u></u> er1. | |
| 2Ch | REG1258 | 7:0 | Default : 0×00 | Access : R/W | |
| (1258h) | RQ0_CNT2_ID1[3:0] | 7:4 | ID1 for group flow contro | l counter2. | |
| | RQ0_CNT2_ID0[3:0] | 3:0 | IDO for group0 flow contro | counter2. | |
| 2Ch | REG1259 | 7:0 | Default : 0x00 | Access : R/W | |
| (1259h) | RQ0_CNT2_PERIOD[7:0] | 7:0 | Group0 flow control counte | er2. | |
| 30h | REG1250 | 7:0 | Default : 0x00 | Access : R/W | |
| (1260h) | | 7:6 | Reserved. | | |
| | RQ1_GROUP_DEADLINE_EN | 5 | Group1 deadline enable. | | |
| | RQ1_TIMEOUT_EN | 4 | Group1 timeout enable. | | |
| | RQ1_GROUP_LIMIT_EV | 3 | Limit group1 request numb | er enable. | |
| M. | RQ1_MEMBER_L/MIT_EN | 2 | Limit group1 client request | number enable. | |
| | RQ1_SET_PRIORITY | | Set group1 fixed priority. | | |
| | RQ1_ROUND_ROBIN | 0 | Turn on group1 round robi | n. | |
| 0h | REG 1261 | 7:0 | Default : 0x00 | Access : R/W | |
| 1261h) | - | 7:3 | Reserved. | | |
| X | RQ1_CNT2_CTRL_EN | 2 | Flow control counter 2 ena | ble. | |
| | RQ1_CNT1_CTRL_EN | 1 | Flow control counter 1 ena | ble. | |
| | RQ1_CNT0_CTRL_EN | 0 | Flow control counter 0 ena | ble. | |
| 31h | REG1262 | 7:0 | Default : 0x00 | Access : R/W | |
| (1262h) | RQ1_MEMBER_MAX[7:0] | 7:0 | Limit group1 client request | number, unit is 4. | |
| 31h | REG1263 | 7:0 | Default : 0x00 | Access : R/W | |
| (1263h) | RQ1_GROUP_MAX[7:0] | 7:0 | Limit group1 client request | number, unit is 32. | |
| 32h | REG1264 | 7:0 | Default : 0x00 | Access : R/W | |



| MIU0 Re | gister (Bank = 12) | | | |
|------------|--------------------|-----|-----------------------------|---|
| Index | Mnemonic | Bit | Description | |
| (Absolute) | | | | |
| (1264h) | RQ1_TIMEOUT[7:0] | 7:0 | Limit group1 timeout nun | |
| 32h | REG1265 | 7:0 | Default : 0x00 | Access: R/W |
| (1265h) | RQ1_TIMEOUT[15:8] | 7:0 | See description of '1264h | <u>'. </u> |
| 33h | REG1266 | 7:0 | Default : 0x00 | Access : R/W |
| (1266h) | RQ1_MASK[7:0] | 7:0 | Limit group1 request mas | sk. |
| 33h | REG1267 | 7:0 | Default: 0x00 | Access : R/W |
| (1267h) | RQ1_MASK[15:8] | 7:0 | See description of '1266h | <u>'.</u> |
| 34h | REG1268 | 7:0 | Default 0x00 | Access: R/W |
| (1268h) | RQ1_HPMASK[7:0] | 7.0 | Limit group1 high priority | request mask. |
| 34h | REG1269 | 7:0 | Default : 0x00 | Access : R/W |
| (1269h) | RQ1_HPMASK[15:8] | 7:0 | See description of 1268h | ' |
| 35h | REG126A | 7:0 | Default : 0x10 | Access: R/W |
| (126Ah) | RQ11_PRIORITY[3:0] | 7:4 | Limit group1 client 1 fixed | priority number. |
| | RQ10_PRIORITY[3:0] | 3:0 | Limit group1 client 0 fixed | d priority number. |
| 35h | REG126B | 7:0 | Default : 0x32 | Access : R/W |
| 126Bh) | RQ13_PRIORITY 3:0] | 7:4 | Limit group1 clien 3 fixe | priority number. |
| | RQ12_PRIORITY[3:0] | 3:0 | Limit group1 client 2 fixed | d priority number. |
| 86h | REG126C | 7:0 | Default: 0x54 | Access: R/W |
| 126Ch) | RQ15_PRIORITY[3:0] | 7:4 | Limit group1 client 5 fixed | d priority number. |
| | RQ14_PRIORITY[3:0] | 3:0 | Limit group1 client 4 fixed | d priority number. |
| 6h | REG1260 | 7.0 | Default : 0x76 | Access : R/W |
| 126Dh) | RQ17_PRIORITY[3:0] | 7.4 | imit group1 client 7 fixed | d priority number. |
| | RQ16_PRIORITY[3:0] | 3:0 | Limit group1 client 6 fixed | d priority number. |
| 7h | REG126E | 7:0 | Default : 0x98 | Access : R/W |
| 126Eh) | RQ19_PRIORITY[3:0] | 7:4 | Limit group1 client 9 fixed | d priority number. |
| X | RQ18_PRIORITY[3.0] | 3:0 | Limit group1 client 8 fixed | d priority number. |
| 37h | REG126F | 7:0 | Default : 0xBA | Access : R/W |
| 126Fh) | RQ1B_PRIORITY[3:0] | 7:4 | Limit group1 client b fixed | d priority number. |
| | RQ1A_PRIORITY[3:0] | 3:0 | Limit group1 client a fixed | d priority number. |
| 38h | REG1270 | 7:0 | Default : 0xDC | Access : R/W |
| (1270h) | RQ1D_PRIORITY[3:0] | 7:4 | Limit group1 client d fixed | d priority number. |
| | RQ1C_PRIORITY[3:0] | 3:0 | Limit group1 client c fixed | • |
| 38h | REG1271 | 7:0 | Default : 0xFE | Access : R/W |



| Index | Mnemonic | Bit | Description | | |
|------------|-------------------------|-----|--|---|--|
| (Absolute) | rmemonic | DIC | Description | | |
| (1271h) | RQ1F_PRIORITY[3:0] | 7:4 | Limit group1 client f fixed priority number. | | |
| | RQ1E_PRIORITY[3:0] | 3:0 | Limit group1 client e fixed priority number. | | |
| 9h | REG1273 | 7:0 | Default : 0x00 Access : R/W | | |
| 1273h) | RQ1_GROUP_DEADLINE[7:0] | 7:0 | Group1 deadline, unit is 64. | • | |
| Ah | REG1274 | 7:0 | Default: 0x00 Access R/W | | |
| 1274h) | RQ1_CNT0_ID1[3:0] | 7:4 | ID1 for group1 flow control counter0. | | |
| | RQ1_CNT0_ID0[3:0] | 3:0 | ID0 for group1 flow control counter0. | | |
| Ah | REG1275 | 7:0 | Default 0x00 Access : R/W | | |
| L275h) | RQ1_CNT0_PERIOD[7:0] | 7.0 | Group1 flow control counter0. | | |
| Bh | REG1276 | 7:0 | Default : 0x00 Access : R/W | | |
| 1276h) | RQ1_CNT1_ID1[3:0] | 7:4 | ID1 for group1 flow control counter1. | 1 | |
| | RQ1_CNT1_ID0[3:0] | 3:0 | ID0 for group) flow control counter . | | |
| Bh | REG1277 | 7:0 | Default: 0x00 Access: R/W | | |
| L277h) | RQ1_CNT1_PERIOD[7:0] | 7:0 | Group I flow control counter1. | | |
| SCh | REG1278 | 7:0 | Default : 0x00 Access : R/W | | |
| 1278h) | RQ1_CNT2_ID1[3:0] | 7:4 | ID1 for group1 flow control counter2. | | |
| | RQ1_CNT2_ID0[3:0] | 3:0 | ID0 for group 1 flow control counter2. | | |
| Ch | REG1279 | 7:0 | Default : 0x00 Access : R/W | | |
| 1279h) | RQ1_CNT2_PERIOD[7.0] | 7:0 | Group1 flow control counter2. | | |
| 0h | REG12C0 | 7:0 | Default : 0x00 Access : R/W | | |
| 2C0h) | - (//)/^ | 7.1 | Reserved. | | |
| | PROTECTO EN | 0 | Protect 0 enable. | | |
| Oh | REG12C1 | 7:0 | Default : 0x00 Access : R/W | | |
| L2C1h) | - 1 | 7:6 | Reserved. | | |
| | PROTECTO_ID[5:0] | 5:0 | Protect 0 ID. | | |
| 1h | REG12C2 | 7:0 | Default : 0x00 Access : R/W | | |
| 12C2h) | PROTECTO_START[7:0] | 7:0 | Protect 0 start address. | | |
| 1h | REG12C3 | 7:0 | Default : 0x00 Access : R/W | | |
| 12C3h) | PROTECTO_START[15:8] | 7:0 | See description of '12C2h'. | | |
| 2h | REG12C4 | 7:0 | Default : 0x00 Access : R/W | | |
| 12C4h) | PROTECTO_END[7:0] | 7:0 | Protect 0 end address. | | |
| 2h | REG12C5 | 7:0 | Default : 0x00 Access : R/W | | |
| 12C5h) | PROTECTO_END[15:8] | 7:0 | See description of '12C4h'. | | |



| MIU0 Reg | gister (Bank = 12) | | | |
|---------------------|----------------------|-----|-----------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 63h | REG12C6 | 7:0 | Default : 0x00 Ac | ccess : R/W |
| 12C6h) | - | 7:1 | Reserved. | |
| | PROTECT1_EN | 0 | Protect 1 enable | |
| i3h | REG12C7 | 7:0 | Default : 0x00 Ac | ccess : R/W |
| (12C7h) | - | 7:6 | Reserved. | XU |
| | PROTECT1_ID[5:0] | 5:0 | Protect 4 ID. | |
| 64h | REG12C8 | 7:0 | Default . 0x00 Ac | ccess: R/W |
| 12C8h) | PROTECT1_START[7:0] | 7:0 | Protect 1 start address. | |
| 54h | REG12C9 | 7.0 | Default : 0x00 A | cess : R/W |
| 12C9h) | PROTECT1_START[15:8] | | See description of '12C8h'. | |
| 55h | REG12CA | 7:0 | Default: 0x00 Ac | ccess : R/W |
| 12CAh) | PROTECT1_END[7:0] | 7:0 | Protect 1 end address. | |
| 55h | REG12CB | 7:0 | Default : 0x00 Ac | ccess: R/W |
| 12CBh) | PROTECT1_END[15:8] | 7:0 | See description of '12CAh | |
| F | REG12CC | 7:0 | Default : 0x00 Ac | ccess : R/W |
| 12CCh) | - (, | 7:1 | Reserved. | |
| | PROTECT2_EN | 0 | Protect 2 enable. | |
| 56h | REG12CD | 7:0 | | ccess : R/W |
| (12CDh) | ** | 7:6 | Reserved. | |
| | PROTECT2_ID[5.0] | 5:0 | Protect 2-ID. | |
| 7h | REG12CE | 7.0 | | ccess : R/W |
| 12CFh) | PROTECT2_START[7:0] | | Protect 2 start address. | |
| 1205h | REG12CF | 7:0 | I. | ccess : R/W |
| 12CFh) | PROTECT2_START[15:8] | 7:0 | See description of '12CEh'. | |
| 58h 12D0h) | REG12D0 | 7:0 | | ccess : R/W |
| | PROTECT2_END[7:0] | 7:0 | Protect 2 end address. | |
| 58h 12D1h) | REG12D1 | 7:0 | | ccess : R/W |
| | PROTECT2 END[15:8] | 7:0 | See description of '12D0h'. | |
| 59h 12D2h) | REG12D2 | 7:0 | | ccess : R/W |
| 1202II) | - • | 7:1 | Reserved. | |
| | PROTECT3_EN | 0 | Protect 3 enable. | |
| 59h 12D3h) | REG12D3 | 7:0 | | ccess : R/W |
| 12D3h) | - | 7:6 | Reserved. | |



| MIU0 Re | gister (Bank = 12) | | | |
|---------------------|----------------------|------------|-------------------------------------|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | PROTECT3_ID[5:0] | 5:0 | Protect 3 ID. | |
| 6 A h | REG12D4 | 7:0 | Default : 0x00 | Access : R/W |
| (12D4h) | PROTECT3_START[7:0] | 7:0 | Protect 3 start address. | |
| 6Ah | REG12D5 | 7:0 | Default : 0x00 | Access : R/W |
| (12D5h) | PROTECT3_START[15:8] | 7:0 | See description of 12D4h'. | <u> XU</u> |
| 6Bh | REG12D6 | 7:0 | Default: 0x00 | Access : R/W |
| (12D6h) | PROTECT3_END[7:0] | 7:0 | Protect 3 end address. | |
| 5Bh | REG12D7 | 7:0 | Default 0x00 | Access : R/W |
| (12D7h) | PROTECT3_END[15:8] | 7.0 | See description of '12D6h'. | • |
| 5Fh | REG12DE | 7:0 | Default : 0x00 | Access : RO, R/W |
| (12DEh) | HIT_PROTECT_FLAG | 1 | Flag to show the protected | area has been hit. |
| | - | 6:1 | Reserved. | |
| | PROTECT_LOG_CLR | 0 | Clear hit-protect log. | |
| | REG12DF | 7:0 | Default: 0x00 | Access : RO |
| | HIT_PROTECT_NO[1:0] | 7:6 | Number of the hit area. | |
| | HIT_PROTECT_ID[5:0] | 5:0 | ID of the rule-breaking clie | nt. |
| 70h | REG12E0 | 7:0 | Default : 0x00 | Access : R/W |
| (12E0h) | | 7 | Reserved. | |
| | FORC_IN | 6 | Force read data to TEST_D | ATA. |
| | FORCE_OUT | 5 | Force write data to TEST_D | OATA. |
| M. | TEST_LOOP | 4 | Loop mode. | |
| | INV_DATA | 3 | Inverse test data. | |
| | TEST_MODE[1:0] | 2:1 | MIU self test mode. | |
| | | | 00: Address mode. | |
| | | | 01: From TEST_DATA. 10: Shift data. | |
| | TEST_EN | 0 | MIU self test enable. | |
| 70h | REG12E1 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (12E1h) | TEST FINISH | 7:0 | Test finish indicator. | ACCESS . NO, N/ W |
| , | TEST_FAIL | 6 | Test fail indicator. | |
| | _ | 5 | Test fail indicator. | |
| | TEST_FLAG | | | |
| | TECT DVTE[1:0] | 3,2 | Reserved. | |
| | TEST_BYTE[1:0] | 3:2 | Read back data byte switch | l . |



| MIU0 Register (Bank = 12) | | | | | |
|---------------------------|-------------------------|-----|------------------------------|--------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | WRITE_ONLY | 1 | Only issue write command. | | |
| | READ_ONLY | 0 | Only issue read command. | | |
| 71h | REG12E2 | 7:0 | Default : 0x00 | Access : R/W | |
| (12E2h) | TEST_BASE[7:0] | 7:0 | Test base address. | A • | |
| 71h | REG12E3 | 7:0 | Default: 0x00 | Access R/W | |
| (12E3h) | TEST_BASE[15:8] | 7:0 | See description of 12E2h'. | | |
| 72h | REG12E4 | 7:0 | Default: 0x00 | Access : R/W | |
| (12E4h) | TEST_LENGTH_L[7:0] | 7:0 | Test length. | | |
| 72h | REG12E5 | 7 0 | Default : 0x00 | Access : R/W | |
| (12E5h) | TEST_LENGTH_L[15:8] | 7:0 | See description of '12E4h'. | | |
| 73h | REG12E6 | 7:0 | Default : 0x00 | Access : R/W | |
| (12E6h) | TEST_LENGTH_H[23:16] | 7:0 | Test length. | | |
| 73h | REG12E7 | 7:0 | Default : 0x00 | Access: R/W | |
| (12E7h) | TEST_MASK[7:0] | 7:0 | Test data mask. | | |
| 74h | REG12E8 | 7:0 | Default : 0x00 | Access : R/W | |
| (12E8h) | TEST_DATA[7:0] | 7:0 | Test data. | | |
| 74h | REG12E9 | 7:0 | Default : 0x00 | Access: R/W | |
| (12E9h) | TEST_DATA[15:8] | 7:0 | See description of 12E8h'. | | |
| 75h | REG12EA | 7:0 | Default: 0x00 | Access : RO | |
| (12EAh) | TEST_STATUS[7:0] | 7:0 | Test status. | | |
| 75'h | REG12ES | 7.0 | Default : 0x00 | Access : RO | |
| (12EBh) | TEST_STATUS[15:8] | 7.0 | See description of '12EAh'. | | |
| 7 F h | REG12FE | 7:0 | Default : 0x0C | Access : R/W | |
| 12FEh) | | 7:5 | Reserved. | | |
| | SYNC_OUT_THRESHOLD[4:0] | 4:0 | Sync out FIFO full threshold | d. | |



VD_MCU Register (Bank = 13)

| VD_MCU | VD_MCU Register (Bank = 13) | | | | | | |
|---------------------|-----------------------------|-----|----------------------------|--------------|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | | |
| 00h ~ 05h | - | 7:0 | Default : - | Access : - | | | |
| (1300h ~ 130Bh) | - | 7:0 | Reserved. | \ | | | |
| 06h | REG130C | 7:0 | Default : 0x03 | Access : R/W | | | |
| (130Ch) | - | 7:2 | Reserved | | | | |
| | HK2VD_INT | 1 | HK MCU interrupt to VDMCU. | | | | |
| | VD_MCU_RESET | 0 | VD MCU reset. | | | | |
| 06h ~ 27h | - | 7:0 | pefault >- | Access : - | | | |
| (130Dh ~ 134Fh) | - | 7:0 | Reserved. | • 1 | | | |
| 28h | REG1350 | 7.0 | Default : 0x01 | Access : R/W | | | |
| (1350h) | - | 7:3 | Reserved | | | | |
| | VD_SPI_EN | 2 | Code using SPI. | | | | |
| | VD_DRAM_EN | 1 | Code using DRAM. | | | | |
| | VD_SRAM_EN | - 0 | Code using SRAM. | | | | |
| 29h | REG1352 | 7:0 | Default : 0x00 | Access : R/W | | | |
| (1352h) | VD_ROM_BANK[7:0] | 7:0 | Code ROM bank | | | | |



RF Register (Bank = 14)

| RF Regis | ter (Bank = 14) | | | |
|---------------------|-----------------|-----|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG1400 | 7:0 | Default : 0x1F | Access : R/W |
| (1400h) | - | 7 | Reserved. | |
| | TAGC_PWR | 6 | Tuner AGC power contro 1: Power or 0: Power off. | * % O . |
| | - | 5 | Réserved. | |
| | VIF_CBC_PWRS | 4 | Power on the sound path 1: Power on.(VIF_CBC_P | of central bias circuit. WR must =1) 0:power off. |
| | VIF_CBC_PWR | 3 | Power on central bias cir. 1: Power on. 0: Power off. | |
| | VIF_PLL_PWR | 2 | Power on VIP PLL. 1. Power on. 1. Power off. | |
| | VIF_VCOREG_PWR | | YCO regulator power on: 1: Power on. 0: Power off. | |
| | VTF_VCO_PWR | 0 | VCO power on, 1:power 0: Power off. | on. |
| 00h | REG1401 | 7:0 | Default: 0xFF | Access : R/W |
| (1401) | VIF_PGPWRV | 7 | PGA1_V power on. 1: Power on. 0: Power off. | |
|) | VIF_MXPWRV | 6 | MX_V power on. 1: Power on. 0: Power off. | |
| X | VIF_PWR_LPFV | 5 | LPF_V power on. 1: Power on. 0: Power off. | |
| | VIF_PWR_PGA2V | 4 | PGA2_V power on. 1: Power on. 0: Power off. | |
| | VIF_PGPWRS | 3 | PGA1_S power on. 1: Power on. 0: Power off. | |



| RF Regist | RF Register (Bank = 14) | | | | |
|---------------------|-------------------------|-----|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | VIF_MXPWRS | 2 | MX_S power on. 1: Power on. 0: Power off. | | |
| | VIF_PWR_LPFS | 1 | LPF_S power on. 1: Power on. 0: Power of. | | |
| | VIF_PWR_PGA2S | 0 | PGA2_5 power on. 1: Power on. 0: Power off. | | |
| 01h | REG1402 | 7:0 | Default: 0x14 Access: R/W | | |
| (1402h) | - | 7:5 | Reserved. | | |
| | VIF_PLL_RSTZ | 4 | Reset the feedback divider. 0: Reset 1: Normal opearation. | | |
| | _ | 3;2 | Reserved. | | |
| | VIF_PLL_R[1:0] | | Regulator input source and output voltage setting. See Table 1. | | |
| 01h | (-V | 7:0 | Default : - Access : - | | |
| (1403h) | | - | Reserved. | | |
| 02h | REG1404 | 7:0 | Default: 0x24 Access: R/W | | |
| (1404h) | TAGC_ODMODE | 7 | 1: Open-drain voltage output. 0: 1mA current sink output. | | |
| | | 6 | Reserved. | | |
|) | VIF_PLL_MSEL | 5 | Bypass feedfack divider re-sync function. 1: Resync. 0: Bypass resync. | | |
| ((| | 4 | Reserved. | | |
| | VIF_PLL_M[3:0] | 3:0 | PLL post divider (Divion ratio = 2~15). | | |
| 02h | REG1405 | 7:0 | Default : 0x59 Access : R/W | | |
| (1405h) | VIF_PLL_RSEL | 7 | Bypass reference divider. 1: Bypass(divide-by-1). 0: Normal operation(divide-by-2 or 3). | | |
| | VIF_PLL_RDIV | 6 | PLL reference divider. 1: Fxtal/3. 0: Fxtal/2. | | |



| RF Regist | ter (Bank = 14) | | | |
|---------------------|---------------------|-----|---|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | VIF_PLL_N[5:0] | 5:0 | PLL feedback divider (Div 2~63).default:divide-by- | |
| 03h | REG1406 | 7:0 | Default : 0x05 | Access : R/W |
| (1406h) | - | 7:4 | Reserved. | \rightarrow |
| | VIF_PLL_LPEX | 3 | Charge nump current po 1: Power off. 0: Power on. | wer control. |
| | - | 2:0 | Reserved. | |
| 03h | REG1407 | 7:0 | Default : 0x08 | Access : R/W |
| (1407h) | - | 7:5 | Reserved. | 7 |
| | VIF_PLL_SBIAS | 4 | VCO self bias enable. 1: Enable. 0: Disable. | 7/3 |
| | VIF_VCO_REF | 3 | VCO bandgap reference 1:1.20V. 0:1.10V. | voltage selection. |
| | VIF_VCOREG_SBIAS | 2 | VCO self bias chable. 1: Enable. 0: Disable. | |
| | - 1 - X | 1:0 | Reserved. | 1 |
| 04h | REG1408 | 7:0 | Default: 0x44 | Access: R/W |
| (14081) | VIF_CAL_START | 7 | VCO band calibration sta 1: Enable. 0: No operation. (self-clear). | rt. |
| | VIF_VCO_LK | 6 | Kyco control bit 1. | |
| | VII-VCO_LK | 0 | 1: Kvco~170MHz/V. | |
| 6 | | | 0: Kvco~120MHz/V. | |
| | | 5 | Reserved. | |
| | VIF_VCO_LP | 4 | VCO low power mode. 1: 4m. 0: 6mA. | |
| | - | 3 | Reserved. | |
| | VIF_VCO_BANK_W[2:0] | 2:0 | | nk selection. |
| 04h ~ 05h | - | 7:0 | Default : - | Access : - |



| RF Regis | ter (Bank = 14) | | | |
|---------------------------------|-------------------|-----|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1409h ~ 140Ah) | - | - | Reserved. | |
| 05h | REG140B | 7:0 | Default : 0xAA | Access : R/W |
| (140Bh) | VIF_CALIB_TUNE | 7 | LPF calibration enable (1: Enable. 0: Disable | power on). |
| | - | 6 | Reserved. | |
| | VIF_RN_TUNE | 5 | Reset for LPF tuning cir 1: Normal operation. | • |
| | | | · | ation after reset finished). |
| 061 071 | • | 4:0 | Reserved. | |
| 06h ~ 07h (140Ch ~ 140Fh) | | - | Default : - Reserved. | Access : - |
| 08h | REG1410 | 7:0 | Default : 0x00 | Access : R/W |
| (1410h) | TAGC_TAEC_NRZDATA | 6:0 | TAGC/TAFC DAC NRZ in 1: NRZ input data 0: RZ input data Reserved. | nput data selection. |
| 08h ~ 09h | - 1 | 7:0 | Default : | Access : - |
| (1411h ~ 1413h) | ノ 、冷へ | - | Reserved. | |
| 0Bh | REG1416 | 7:0 | Default : 0x90 | Access : R/W |
| 1416h) | - | 7:5 | Reserved. | |
| | TAGC_POLARITY | 4 | Tuner AGC polarity con 1: Positive logic. 0: Negative logic. | trol. |
| 6 | | 3:0 | Reserved. | |
|)Bh | REG1417 | | Default : 0xD0 | Access : R/W |
| (1417h) | TAGC_DITHER_EN | 7 | Dither signal enable. 1: Enable. 0: Disable. | , |
| | TAGC_SEL_SECORDER | 6 | Select 2nd order delta-s 1: 2nd order. 0: 1st order. | sigma modulator. |



| RF Regis | ter (Bank = 14) | | | | |
|---------------------|------------------------|-----|--|--------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | TAGC_DITHER_SHIFT[2:0] | 5:3 | Dither signal gain setting 0~7 -> 2^0~2^-7. | J. | |
| | - | 2:0 | Reserved. | | |
| 0Ch | - | 7:0 | Default : - | Access : - | |
| (1419h) | - | - | Reserved. | | |
| 0Dh | REG141A | 7:0 | Default: 0x00 | Access : RO | |
| (141Ah) | VCOCAL_FAIL | 7 | VCO bank calibration flag 1: Fail. Q: Pass. | g. | |
| | VCTRL_OVER | 6 | 1: VCTRL larger than 2V. 0: VCTRL less than 2V. | 1 | |
| | VCTRL_UNDER | 5 | 1: VCTRL less than 1V. 0: VCTRL larger than 1V. | | |
| | LOCK | 4 | PLL LOCK detection, I.L.C. U. UnLOCKed. | OCKed. | |
| | VIF_PLL_CPINIT | 3 | Charge pump output ope 1: Charge pump output t 0: Normal operation | | |
| | VIF_VCO_BANK[2:0] | 2:0 | VCO bank selection. See Table 4 | | |
|)Dh | REG141B | 7:0 | Default: 0x00 | Access : RO | |
| 141Bi) | VIF_PGA1CAINV[3:0] | 7:4 | DBB PGA1_V gain setting See Table 5. | g low byte. | |
|), | VIF_PGA1CAINS[3:0] | 3:0 | DBB PGA1_S gain setting See Table 5. | g low byte. | |
|)Eh | REG141C | 7:0 | Default : 0x00 | Access : RO | |
| (141Ch) | VIF_GAYN_PGA2V[3:0] | 7:4 | DBB PGA2_V gain setting See Table 6. | g high byte. | |
| | VIF_GAIN_PGA28[3:01 | 3:0 | DBB PGA2_S gain setting See Table 6. | g low byte. | |
| 0Eh | REG141D | 7:0 | Default : 0x00 | Access : RO | |
| (141Dh) | - | 7 | Reserved. | | |
| | VIF_CAL_FINISH | 6 | VCO Calibration Finish. | | |
| | VIF_STOPCAL_TUNE | 5 | LPF calibration finished flag. 1: Finished (disbale LPF tuning circuit clock). 0: Under LPF calibrating. | | |



| RF Regist | ter (Bank = 14) | | | |
|---------------------|-------------------------------|-----|--|-------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | VIF_FCODE_OUT[4:0] | 4:0 | LPF cap bank calibration | output code. |
| 0Fh | REG141E | 7:0 | Default : 0x00 | Access : RO |
| (141Eh) | VIF_CAL_GAP[7:0] | 7:0 | VIF VCO Calibration gap | |
| 10h | REG1420 | 7:0 | Default: 0x03 | Access : R/W |
| (1420h) | - | 7:2 | Reserved. | XU |
| | VSYNC_VD_POLARITY | 1 | It respects to the vsynce active: 1=high active. | polarity from VD; 0=low |
| | VSYNC_VD_MASK | 0 | 1=mask vsync from VD. | |
| 10h ~ 13h | - | 7:0 | Default : - | Access : - |
| (1421h ~ 1426h) | - | | Reserved. | 11 |
| 14h | | 7:0 | Default: - | Access 1- |
| (1428h) | - | - | Reserved. | |
| 20h | REG1440 | 7:0 | Default : 0x0B | Access : R/W |
| (1440h) | - | 7:5 | Reserved. | |
| | CLAMPCAIN_STATUS_FREEZE | 4 | 1=freeze clampgain stat | us. |
| | CLAMPGAIN_SEL | 3 | 1=clamp select porch 0=clamp select sync bot | tom. |
| | CLAMPGAIN_EN | 2 | 1=clampgain enable. | |
| | CLAMPGAIN_BYPASS | 1 | =clampgain bypass. | |
| | CLAMPGAIN_RSTZ | 0 | 0=clampgain reset. | |
| 21h | REG1442 | 7:0 | Default : 0x00 | Access : R/W |
| (1442h) | CLAMPGAIN_SYNCBOTT_REF[7:0] | 7.0 | Porch or syncbottom ref | erence level. |
| 21h | REG1443 | 7:0 | Default : 0x00 | Access : R/W |
| (1443h) | CLAMPGAIN_SYNCHEIGHT_REF[7:0] | 7:0 | Syncheight reference lev | vel. |
| 22h 📞 | REG 1444 | 7:0 | Default : 0x00 | Access : R/W |
| (1444h) | - | 7 | Reserved. | |
| | CLAMPGAIN KG[2:0] | 6:4 | Gain loop filter paramete | er 1~7->2^-3~2^-9. |
| | - | 3 | Reserved. | |
| | CLAMPGAIN_KC[2:0] | 2:0 | Clamp loop filter parame | eter 1~7->2^-3~2^-9. |
| 22h | REG1445 | 7:0 | Default : 0x00 | Access : R/W |
| (1445h) | - | 7:2 | Reserved. | |
| | CLAMPGAIN_GAIN_OREN | 1 | 1=gain override enable. | |
| | CLAMPGAIN_CLAMP_OREN | 0 | 1=clamp override enable | <u></u> |



| Index (Absolute) | Mnemonic) | | Description | |
|---------------------|----------------------------------|-----|--------------------------|--------------|
| 23h | REG1446 | 7:0 | Default : 0x00 | Access : R/W |
| (1446h) | CLAMPGAIN_CLAMP_OVERWRITE[7:0] | 7:0 | Clamp override value. | |
| 23h | REG1447 | 7:0 | Default : 0x00 | Access : R/W |
| (1447h) | - | 7:3 | Reserved. | |
| | CLAMPGAIN_CLAMP_OVERWRITE[10:8] | 2:0 | See description of 1446 | h'. |
| 24h | REG1448 | 7:0 | Default : 0x00 | Access : R/W |
| 1448h) | CLAMPGAIN_GAIN_OVERWRITE[7:0] | 7:0 | Gain override value. | |
| 24h | REG1449 | 7:0 | Default : 0x00 | Access : R/W |
| 1449h) | - | 7.3 | Reserved. | |
| | CLAMPGAIN_GAIN_OVERWRITE[10:8] | 2:0 | See description of 1448 | h'. • |
| 25h | REG144A | 7:0 | Default: 0x80 | Access : R/W |
| 144Ah) | CLAMPGAIN_CLAMP_MIN[7:0] | 7:0 | Clamp min. | |
| 1 4 4 D b \ | REG144B | 7:0 | Default : 0x7F | Access R/W |
| | CLAMPGAIN_CLAMP_MAX[7:0] | 7:0 | Clamp max. | |
| 6h | REG1446 | 7:0 | Default : 0x40 | Access : R/W |
| L44Ch) | CLAMPGAIN_GAIN_MIN[7:0] | 7:0 | Gain min. | |
| 6h | REG144D | 7:0 | Default : 0xFF | Access : R/W |
| 144Dh) | CLAMPGAIN_GAIN_MAX[7:0] | 7:0 | Gain max. | |
| 7h | REG1,44E | 7:0 | Default : 0x00 | Access : R/W |
| 144Eh) | - 1 | 7 | Reserved. | • |
| 9 | CLAMPGATA_SYNCBOTTOM_OFFSET[6.0] | 6:0 | Sync bottom offset. | |
| 7h | REG144R | 7:0 | Default : 0x00 | Access : R/W |
| L4Fh) | | 7:3 | Reserved. | |
| | CLAMPGAIN_GAIN_RATIO[2:0] | 2:0 | Update ratio. | |
| 8h 🚺 | REC 1450 | 7:0 | Default : 0x00 | Access : R/W |
| 1450h) | CLAMPGAIN_SYNCTOT OM_CNT[7:0] | 7:0 | Sync bottom counter ma | ax. |
| 8h | REG1451 | 7:0 | Default : 0x00 | Access : R/W |
| L451h) | - | 7:4 | Reserved. | |
| | CLAMPGAIN_SYNCBOTTOM_CNT[11:8] | 3:0 | See description of '1450 | h'. |
| 9h | REG1452 | 7:0 | Default : 0xF8 | Access : R/W |
| 1452h) | CLAMPGAIN_PORCH_CNT[7:0] | 7:0 | Porch counter max. | |
| 29h | REG1453 | 7:0 | Default : 0x00 | Access : R/W |
| 1453h) | - | 7:1 | Reserved. | |



| RF Register (Bank = 14) | | | | |
|-------------------------|---------------------------------|-----|---------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CLAMPGAIN_PORCH_CNT[8] | 0 | See description of '1452h | n'. |
| 2Ah | REG1454 | 7:0 | Default : 0x00 | Access : RO |
| (1454h) | CLAMPGAIN_PEAK_MEAN[7:0] | 7:0 | Peak mean | • |
| 2Ah | REG1455 | 7:0 | Default : 0x00 | Access : RO |
| (1455h) | CLAMPGAIN_PEAK_MEAN[15:8] | 7:0 | See description of 1454h | n'. |
| 2Bh | REG1456 | 7:0 | Default: 0x00 | Access : RO |
| (1456h) | CLAMPGAIN_SYNCBOTTOM_MEAN[7:0] | 7:0 | Sync bottom mean. | |
| 2Bh | REG1457 | 7:0 | Default: 0x00 | Access : RO |
| (1457h) | CLAMPGAIN_SYNCBOTTOM_MEAN[15:8] | 7:0 | See description of '1456h | |
| 2Ch | REG1458 | 7:0 | Default : 0x00 | Access: RO |
| (1458h) | CLAMPGAIN_PORCH_MEAN[7:0] | 7:0 | Porch mean. | |
| 2Ch | REG1459 | 7:0 | Default 0x00 | Access : RO |
| (1459h) | CLAMPGAIN_PORCH_MEAN[15:8] | 7:0 | See description of '1458h | n'. |
| (4 4 - 4 1) | REG145A | 7:0 | Default : 0x00 | Access : RO |
| | CLAMPGAIN_CLAMP[7:0] | 7:0 | Clamp. | |
| 2Dh | REG145B | 7;0 | Default: 0x00 | Access : RO |
| (145Bh) | CLAMPGAIN CLAMP[15:8] | 7:0 | See description of 145Al | ı'. |
| 2Eh | REG145C | 7:0 | Default: 0x00 | Access : RO |
| (145Ch) | CLAMPGAIN_GAIN[7:0] | 7:0 | Gain. | |
| 2Eh | REG145D | 7:0 | Default : 0x00 | Access : RO |
| (145Dh) | CLAMPGAIN_GAIN[15:8] | 7:0 | See description of '145Ch | ı'. |
| 30h | REG1460 | 7:0 | Default : 0x03 | Access : R/W |
| (1460h) | - 4 3 | 7:2 | Reserved. | |
| | AUDIO_FIFO_BYPASS | 1 | 1=audio FIFO bypass. | |
| | AUDIO_FIFO_RSTZ | 0 | Audio input front end FIF | O reset. |
| 30h | | 7:0 | Default : - | Access : - |
| (1461h) | XO | - | Reserved. | |
| 50h | REG14A0 | 7:0 | Default : 0x02 | Access : R/W |
| (14A0h) | - | 7:2 | Reserved. | |
| | PDN_VIFADE | 1 | 1=power down vif adc. | |
| | VIFADC_ENABLE_VD | 0 | 1=enable the vif video pa | art. |
| 51h | REG14A2 | 7:0 | Default : 0x00 | Access : R/W |
| (14A2h) | - | 7:2 | Reserved. | |



| RF Register (Bank = 14) | | | | | |
|-------------------------|--------------------|-----|-------------------|--------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | VIFADC_GAIN[1:0] | 1:0 | Gain of vif adc. | | |
| 51h | REG14A3 | 7:0 | Default : 0x10 | Access : R/W | |
| (14A3h) | - | 7:5 | Reserved. | • | |
| | VIFADC_OFFSET[4:0] | 4:0 | Offset of vif ade | A • | |
| 7Ah (14F4h) | - | 7:0 | Default : - | Access: - | |
| | - | - | Reserved. | | |



DBB1 Register (Bank = 15)

| DBB1 Register (Bank = 15) | | | | | | | |
|---------------------------|----------------------|-----|---|---------------------|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | | |
| 00h | REG1500 | 7:0 | Default : 0x7F | Access : R/W | | | |
| (1500h) | - | 7 | Reserved. | | | | |
| | ADAGC_SOFT_RSTZ | 6 | AAGC software reset (low ac | tive). | | | |
| | AAGC_SOFT_RSTZ | 5 | AAGC software reset (low ac | tive). | | | |
| | VDAGC2_SOFT_RSTZ | 4 | VDAGC2 software reset (low | active). | | | |
| | VDAGC1_SOFT_RSTZ | 3 | VDAGC1 software reset (low | active). | | | |
| | VAGC_SOFT_RSTZ | 2 | VAGC software reset (low ac | tive). | | | |
| | FILTER_SOFT_RSTZ | 1 | Filter software reset (low act | ive). | | | |
| | AFC_SOFT_RSTZ | 0 | AFC software reset (low act | /e). | | | |
| 01h | REG1502 | 7:0 | Default : 0xC0 | Access : R/W | | | |
| (1502h) | | | | | | | |
| | BYPASS_N_A4 | 6 | 0: Not bypass NOTCH filter A 1: Bypass NOTCH filter A4. | | | | |
| . (| MODULATION TYPE[3:0] | 3-0 | Reserved. Bit[0]: filter modulation type type bit[2]: VDAGC1 modulation type 1: positive modulation. | | | | |
| 02h | REG1504 | 7:0 | Default: 0x00 | Access : R/W | | | |
| (1504h) | - 4//// | 7:2 | Reserved. | | | | |
|) | AUDIO_BYRASS[1:0] | 1.0 | 00: Normal audio path mode 01: Bypass audio mixer input 10: Bypass audio mixer outp 11: Normal audio path mode | t data. ut data. | | | |
| 03h | REC1506 | 7:0 | Default: 0x00 | Access : R/W | | | |
| (1506h) | - 40 | 7:1 | Reserved. | | | | |
| | LOCK_LEAKY_FF_SEL | 0 | 1=sel lock_leaky2_ff. | | | | |
| 04h | REG1508 | 7:0 | Default : 0x00 | Access : R/W | | | |
| (1508h) | CR_CODIC_TH[7:0] | 7:0 | CR_CODIC_TH. <14,15>. | | | | |
| 04h | REG1509 | 7:0 | Default : 0x00 | Access : R/W | | | |
| (1509h) | - | 7:6 | Reserved. | | | | |



| DBB1 Re | gister (Bank = 15) | | | |
|---------------------------------------|---------------------|-----|--------------------------------------|------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CR_CODIC_TH[13:8] | 5:0 | See description of '1508h'. | |
| 05h | REG150A | 7:0 | Default: 0x3F | Access : R/W |
| (150Ah) | - | 7:6 | Reserved. | |
| | BYPASS_SOS32 | 5 | 1=bypass sos32 filter. | |
| | BYPASS_SOS31 | 4 | 1=bypass sos31 filter. | X O |
| | BYPASS_SOS22 | 3 | 1=bypass sos22 filter. | |
| | BYPASS_SOS21 | 2 | 1=bypass sos21 filter. | |
| | BYPASS_SOS12 | 1 | 1=bypass sos12 filter. | |
| | BYPASS_SOS11 | 0 | 1=bypass sos11 filter. | |
| 05h | REG150B | 7:0 | Default : 0x00 | Access : R/W |
| (150Bh) | - | 7.6 | Reserved. | |
| | BYPASS_NYQUIST_ACI | 5 | 1=bypass nyquist_slope filter | r or nyquist ACI rejection filter. |
| | - | 4:0 | Reserved. | |
| 0Ah | REG1514 | 7:0 | Default: 0x00 | Access : R/W |
| (1514h) | - | 7.4 | Reserved | |
| | CR_DL_A[3:0] | 3:0 | (user-added) audio de ay. | |
| | | | Delay = delay_a*8. | |
| | | | {4}. | |
| 0Ah | REG1515 | 7:0 | Default: 0x00 | Access : R/W |
| (1515h) | | 7:6 | Reserved. | |
| | CR_F_OFFSET[5:0] | 5:0 | (user-added) frequency offset (6.0). | et. |
| 0Bh | REG1516 | 7.0 | Default : 0xFF | Access : R/W |
| (1516h) | CR_PD_ERR_MAX[7:0] | 7:0 | Maximum phase error (absol | - |
| , , , , , , , , , , , , , , , , , , , | CRATD_LRK_INAX[7.0] | .0 | <14,15>. | ute value). |
| | | | (double load). | |
| 0Bh | REG1517 | 7:0 | Default : 0x3F | Access : R/W |
| (1517h) | . X | 7:6 | Reserved. | |
| | CR_PD_ERR_MAX[13:8] | 5:0 | See description of '1516h'. | |
| 0Ch | REG1518 | 7:0 | Default : 0x00 | Access : R/W |
| (1518h) | CR_KL[7:0] | 7:0 | Scaling factor for hard limiter | r. |
| | | | <14,15>. | |
| | | | (double load). | 1 |
| 0Ch | REG1519 | 7:0 | Default: 0x00 | Access : R/W |



| DBB1 Re | gister (Bank = 15) | _ | | |
|---------------------|--------------------|-----|---|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1519h) | - | 7:6 | Reserved. | |
| | CR_KL[13:8] | 5:0 | See description of '1518h | ' |
| 0Dh | REG151A | 7:0 | Default : 0x00 | Access : R/W |
| (151Ah) | CR_NOTCH_A1[7:0] | 7:0 | Notch filter (denominator <12,22>. (double load) | c) coefficient. |
| 0Dh | REG151B | 7:0 | Default: 0x00 | Access : R/W |
| (151Bh) | - | 7:4 | Reserved. | |
| | CR_NOTCH_A1[11:8] | 3:0 | See description of '151Ah | ı'. |
| 0Eh | REG151C | 7:0 | Default: 0x00 | Access : R/W |
| (151Ch) | CR_NOTCH_A2[7:0] | 0: | Notch filter (denominator <12,22>. (double load). | c) coefficient. |
| 0Eh | REG151D | 7:0 | Default : 0x00 | Access R/W |
| (151Dh) | - | 7:4 | Reserved. | Piccos Jin, ii |
| | CR_NOTCH_A2[11:8] | 3.0 | See description of '151Ch | ' |
| 0Fh | REG151E | 7:0 | Default : 0x00 | Access : R/W |
| (151Eh) | CR_NOTCH_B1[7:0] | 7:0 | Notch filter (denominator <12,22>. |) coefficient. |
| |) | X | (double load). | |
| 0Fh | REG151F | 7:0 | Default : 0x00 | Access : R/W |
| (151Fh) | - (//) | 7:4 | Reserved. | · |
| | CR_NOTCH_B1[11.8] | 3:0 | See description of '151Eh | '. |
| 10h | REG1520 | 7:0 | Default : 0x7E | Access: R/W |
| (1520h) | CR_PD_LINITER | | Hard limiter. 0: No hard limier. 1: Hard limiter. | |
| | CR_K_SEL | 6 | Loop parameter select. 0: Kp1, ki1, kf1, kp2, ki2, 1: Kp, ki, kf. | kf2. |
| | - | 5 | Reserved. | |
| | CR_LPF_SEL | 4 | LPF select. 0: LPF1. 1: LPF2. | |



| DBB1 Re | egister (Bank = 15) | | | |
|------------------------------|---------------------|----------------|--|--------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| | CR_INV | 3 | Output inversion. 0: Not invert output. 1: Invert output based on i | n-phase component. |
| | CR_PD_X2 | 2 | (cordic). 0: Lock 0 degree. 1: Lock 0 of 180 degree | *9. |
| | CR_PD_MODE | 1 | 0: Imaginary party. 1: Cordic. | |
| | CR_ANCO_SEL | 0 | Audio nco select. J: Nco_fiv 1: Nco_ff_a. | |
| 11h | REG1522 | 0:0 | Default: 0x00 | Access : R/W |
| (1522h) | CR_KI_SW[3:0] | 7:4 | Loop filter integral coefficie $0 \rightarrow 0$. $1 \stackrel{>}{\sim} 11 \stackrel{>}{\sim} 2 \stackrel{\wedge}{\sim} -12 \sim 2 \stackrel{\wedge}{\sim} -22$. $12 \stackrel{\sim}{\sim} 15 \stackrel{>}{\sim} 0$. | nt. |
| | CR_KP_SW[3:0] | 30 | Loop filter proportional coe 0 > 0: 1~11 -> 2^-2 ~ 2^-12 12~15 -> 0. | fficient. |
| L1h (152 <mark>3h)</mark> | REG1523 | 7:0 7:4 | Default : 0x00 | Access : R/W |
| | CR_KF_SW[2:0] | 3:0 | Reserved. Loop filter frequency coefficient. 0-> 0. 1~11-> 2^-8 ~ 2^-18. 12~15-> 0. | |
| 12h | REG1524 | 7:0 | Default : 0x00 | Access : R/W |
| (1524h) | CR_NATE[7:0] | 7:0 | Rate = Fc/(Fs/2) + f_offset Fs: Sampling frequency. Fc: Carrier frequency. <21,22> (double load). | . |
| 12h | REG1525 | 7:0 | Default : 0x00 | Access : R/W |
| (1525h) | CR_RATE[15:8] | 7:0 | See description of '1524h'. | |
| L3h | REG1526 | 7:0 | Default : 0x00 | Access : R/W |
| 1526h) | - | 7:5 | Reserved. | |
| | CR_RATE[20:16] | 4:0 | See description of '1524h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|---|--------------|
| 14h | REG1528 | 7:0 | Default : 0x43 | Access : R/W |
| (1528h) | CR_KI1_HW[3:0] | 7:4 | Loop filter integral coef 0 -> 0. 1~11 -> 2^-12 ~ 2^1 12~15 -> 0. | • |
| | CR_KP1_HW[3:0] | 3:0 | Loop filter proportional 0 -> 0. 1~11 -> 2^-2 ~ 2^-12 12~15 -> 0. | |
| 14h | REG1529 | 7:0 | Default 20x08 | Access : R/W |
| (1529h) | - | 7:4 | Reserved. | 7. |
| | CR_KF1_HW[3:0] | 3:0 | Loop filter frequency 0 $0 \rightarrow 0$. $1 \sim 11 \rightarrow 2^{-8} \sim 2^{-18}$ $12 \sim 15 > 0$. | |
| 15h | | | Default : 0x64 | Access . R/W |
| (152Ah) | | | Loop filter integral coef 0 -> 0. 1~11 -> 2^-12 ~ 2^-2 12~15 -> 0. | |
| | CR_KP2_HW[3:0] | 3:0 | Loop filter proportional 0 -> 0. 1~11 -> 2^-2 ~ 2^-12 12~15 -> 0. | |
| 15h | REG152B | 7.0 | Derault : 0x00 | Access : R/W |
| (1 5 2Bh) | - , | 7:4 | Reserved. | |
| K | CR_KF2_HW[3:0] | 3:0 | Loop filter frequency con 0 -> 0. 1~11 -> 2^-8 ~ 2^-18 12~15 -> 0. | |
| 16h | REG152C | 7:0 | Default : 0x40 | Access : R/W |
| (152Ch) | CR_LOCK_TH[7:0] | 7:0 | Lock threshold. <10,10>. (double load). | |
| 16h | REG152D | 7:0 | Default : 0x00 | Access : R/W |
| (152Dh) | - | 7:2 | Reserved. | |
| | CR_LOCK_TH[9:8] | 1:0 | See description of '152 | Ch'. |



| Index | Mnomonic | Dit | Doccrintion | |
|---------------------|--------------------------|-----|--|--------------|
| inaex (Absolute) | Mnemonic | Bit | Description | |
| L7h | REG152E | 7:0 | Default : 0x60 | Access : R/W |
| (152Eh) | CR_FOE_SCAL_FACTOR[7:0] | 7:0 | Frequency offset estimation Foe_scale_factor = (Fs/2)/Fs: Sampling frequency. F_step: Tuner frequency s 62.5 KHz, 50 KHz. (12,-2). (double load) | /(F_step/4). |
| 7h | REG152F | 7:0 | Default: 0x03 | Access : R/W |
| 152Fh) | - | 7:4 | Reserved | • |
| | CR_FOE_SCAL_FACTOR[11:8] | 3:0 | See description of '152Eh': | * ' |
| L8h | REG1530 | 7:0 | Default : 0x00 | Access : R/W |
| (1530h) | CR_LOCK_NUM[7:0] | 7:0 | Lock number. <26,0>. (double load). | OL, |
| .8h | REG1531 | 7:0 | Default: 0x80 | Access: R/W |
| 1531h) | CR_LOCK_NUM[15:8] | /:0 | See description of '1530h' | |
| L9h | REG1532 | 7:0 | Default : 0x00 | Access : R/W |
| (1532h) | | 7.4 | Reserved. | |
| | CR_LOCK_NUM[19:16] | 3:0 | See description of '1530h'. | |
| LAh | REG1534 | 7:0 | Default: 0x40 | Access : R/W |
| (1534h) | CR_UNLOCK_NUM[7:0] | 7:0 | Unlock number. 20,0>. | |
| | | | (double load). | |
| LA h | REG1535 | 7:0 | Default : 0x00 | Access : R/W |
| 1535h) | CR_UNLOCK_NUM[15:8] | 7.0 | See description of '1534h'. | |
| .Bh | REG 1536 | 7:0 | Default : 0x00 | Access : R/W |
| 1536h) | | 7:4 | Reserved. | |
| | CR_UNLOCK_NUM[19:16] | 3:0 | See description of '1534h'. | |
| .Ch | REG1538 | 7:0 | Default : 0x00 | Access : RO |
| 1538h) | CR_FOE[7:0] | 7:0 | Frequency offset estimation. (8,0). | |
| l C h | REG1539 | 7:0 | Default : 0x00 | Access : RO |
| 1539h) | - | 7:1 | Reserved. | |



| DBB1 Reg | gister (Bank = 15) | | | |
|---------------------|--------------------------|-----|--|-------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CR_LOCK_STATUS | 0 | Lock status. 0: Unlock. 1: Lock. | |
| 1Dh | REG153A | 7:0 | Default : 0x00 | Access : RO |
| (153Ah) | CR_LOCK_LEAKY_FF_I[7:0] | 7:0 | (in-phase) lock leaky integra (16,16). | tor flip-flop |
| 1Dh | REG153B | 7:0 | Default : 0x00 | Access : RO |
| (153Bh) | CR_LOCK_LEAKY_FF_I[15:8] | 7:0 | See description of '153Ah'. | |
| 1Eh | REG153C | 7:0 | Default: 0x00 | Access : RO |
| (153Ch) | CR_LOCK_LEAKY_FF_Q[7:0] | 7:0 | (quadrature) lock leaky integ (16,16). | grator flip-flop. |
| LEh | REG153D | 7:0 | Default : 0x00 | Access : RO |
| (153Dh) | CR_LOCK_LEAKY_FF_Q[15:8] | 7:0 | See description of '153Ch'. | |
| lFh | REG153E | 7:0 | Default: 0x00 | Access : R/W |
| (153Eh) | CR_NOTCH2_A1[7:0] | 7:0 | Notch filter (denominator) co <12,22> (double load). | perficient |
| LFh | REG153F | 7:0 | Default : 0x00 | Access : R/W |
| (153Fh) | - | 7:4 | Reserved. | |
| | CR_NOTCH2_A1[11.8] | 3:0 | See description of '153Eh'. | |
| 20h | REG1540 | 7:0 | Default : 0x00 | Access : R/W |
| 1540h) | CR_NOTCHZ_A2[7:0] | 7:0 | Notch filter (denominator) co <12,22>. (double load). | pefficient. |
| 20h | REC1541 | 7:0 | Default : 0x00 | Access : R/W |
| 1541h) | ILLUIDTA | 7:4 | Reserved. | ACCCSS : IV/ TT |
| | CR_NOTCH2_A2[11:8] | 3:0 | See description of '1540h'. | |
| 21h | REG1542 | 7:0 | Default : 0x00 | Access : R/W |
| (1542h) | CR_NOTCH2_B1[X:0] | 7:0 | Notch filter (denominator) co <12,22>. (double load). | • |
| 21h | REG1543 | 7:0 | Default : 0x00 | Access : R/W |
| (1543h) | - | 7:4 | Reserved. | 1 |
| | CR_NOTCH2_B1[11:8] | 3:0 | See description of '1542h'. | |
| 22h | REG1544 | 7:0 | Default : 0x00 | Access : RO |



| DBB1 Reg | gister (Bank = 15) | | | |
|---------------------|---------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1544h) | CR_LF_FF_RPT[7:0] | 7:0 | LF_FF report. | |
| 22h | REG1545 | 7:0 | Default : 0x00 | Access : RO |
| (1545h) | CR_LF_FF_RPT[15:8] | 7:0 | See description of '1544h'. | |
| 23h | REG1546 | 7:0 | Default : 0x00 | Access : RO |
| (1546h) | CR_LF_FF_RPT[23:16] | 7:0 | See description of '1544h'. | <u>XU</u> |
| 23h | REG1547 | 7:0 | Default 10x00 | Actess : RO |
| (1547h) | - | 7:5 | Reserved. | |
| | CR_LF_FF_RPT[28:24] | 4:0 | See description of '1544h'. | |
| 24h ~ 27h | - | 7:0 | Default : - | Access : - |
| (1548h ~ 154Fh) | - | 7 | Reserved. | |
| 40h | REG1580 | 7:0 | Default : 0x10 | Access : R/W |
| (1580h) | A_BP_OUT_X2 | 7 | 1: A BPF output x2. 0: A BPF output. | |
| | ACI_REJ_NTSC | 6 | 1: NTSC 0: PAL. | |
| | BYPASS IMAGE REJ1 | 1 | 0. Not bypass image rejection filt | |
| .(| BYPASS_GDE | 4 | 0: Not bypass gde. 1: Bypass gde. | |
| | BYPASS_N_A2 | 3 | 0: Not bypass NOTCH filter A 1: Bypass NOTCH filter A2. | 2. |
| | BYPASS <u>N</u> A1 | 2 | 0. Not bypass NOTCH filter A 1. Bypass NOTCH filter A1. | 1. |
| | BYPASS_DC | 1 | o: Not bypass DC_notch on v 1: Bypass DC_notch on video | • |
| | | 0 | Reserved. | |
| 40h | REG1581 | 7:0 | Default: 0x38 | Access : R/W |
| (1581h) | | 7 | Reserved. | |
| | BYPASS_IMAGE_REJ2 | 6 | 0: Not bypass image rejection filter2. 1: Bypass image rejection filter2. | |
| | BYPASS_N_A3 | 5 | 0: Not bypass NOTCH filter A3. 1: Bypass NOTCH filter A3. | |
| | VD_SIGNED_UNSIGNED | 4 | 0: Signed. 1: Unsigned. | |



| DBB1 Reg | | | |
|---------------------|--------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | AD_SIGNED_UNSIGNED | 3 | 0: Signed. 1: Unsigned. |
| | BYPASS_A_NOTCH | 2 | 0: Not bypass A_notch. 1: Bypass A_notch. |
| | BYPASS_1ST_A_BP | 1 | 0: Not bypass 1st_A_BP. 1: Bypass 1st_A_BP. |
| | BYPASS_A_DC | 0 | 0: Not bypass A_DC_NOTCH on video path. 1: Bypass A_DC_NOTCH on video path. |
| 41h | REG1582 | 7:0 | Default: 0x10 Access: R/W |
| (1582h) | DC_C[7:0] | 7.0 | Coefficient of DC_NOTCH on video path. |
| 41h | REG1583 | 7:0 | Default: 0x10 Access: R/W |
| (1583h) | A_DC_C[7:0] | 7:0 | Coefficient of A_DC_NOTCH on audio path. |
| 42h | REG1584 | 7:0 | Default: 0x1F Access : R/W |
| (1584h) | N_A1_C0[7:0] | 7:0 | Coefficient of Notch_A1 on video path(double load). |
| 12h | REG1585 | 7:0 | Default: 0x03 Access r R/W |
| 1585h) | - | 7.3 | Reserved. |
| | N_A1_C0[10:8] | 2:0 | See description of '1584h'. |
| 43h | REG1586 | 7:0 | Default: 0x30 Access: R/W |
| (1586h) | N_A1_C1[7:0] | 7:0 | Coefficient of Notch A1 on video path(double load). |
| 13h | REG1587 | 7:0 | Default 0x06 Access : R/W |
| (1587l) | | 7:3 | Reserved. |
| 10 | N_A1_C1[10:8] | 2:0 | See description of '1586h'. |
| 14h | REG1588 | 7.0 | Default: 0xAE Access: R/W |
| 1588h) | N_A1_C2[7:0] | 7:0 | oefficient of Notch_A1 on video path(double load). |
| 14h | REG1589 | 7:0 | Default: 0x04 Access: R/W |
| (1589h) | | 7:3 | Reserved. |
| | N_A1_C2[10:8] | 2:0 | See description of '1588h'. |
| 15h | REG158A | 7:0 | Default: 0x99 Access: R/W |
| 158Ah) | N_A2_C0[7:0] | 7:0 | Coefficient of Notch_A2 on video path(double load). |
| 15h | REG158B | 7:0 | Default: 0x03 Access: R/W |
| 158Bh) | - | 7:3 | Reserved. |
| | N_A2_C0[10:8] | 2:0 | See description of '158Ah'. |
| 46h | REG158C | 7:0 | Default: 0x3C Access: R/W |
| (158Ch) | N_A2_C1[7:0] | 7:0 | Coefficient of Notch_A2 on video path(double load). |



| Index (Absolute) | | | | |
|---------------------|----------------|-----|---------------------------|----------------------------|
| 46h | REG158D | 7:0 | Default : 0x06 | Access : R/W |
| (158Dh) | - | 7:3 | Reserved. | , |
| | N_A2_C1[10:8] | 2:0 | See description of '158Ch | n'. 👞 |
| 17h | REG158E | 7:0 | Default : 0x2D | Access : R/W |
| (158Eh) | N_A2_C2[7:0] | 7:0 | Coefficient of Notch A | on video path(double load) |
| 47h | REG158F | 7:0 | Default : 0x04 | Access : R/W |
| (158Fh) | - | 7:3 | Reserved. | |
| | N_A2_C2[10:8] | 2:0 | See description of '158Eh | n'. |
| 18h | REG1590 | 7:0 | Default : 0xA7 | Access : R/W |
| 1590h) | AN_C0[7:0] | 7.0 | Coefficient of A_NOTCH of | on audio path(double load |
| 18h | REG1591 | 7.0 | Default : 0x00 | Access : R/W |
| (1591h) | - | 7.3 | Reserved. | |
| | AN_C0[10:8] | 2:0 | See description of '1590h | ı'. |
| 9h | REG1592 | 7:0 | Default: 0x3C | Access R/W |
| .592h) A | AN_C1[7:0] | 7.0 | Coefficient of A_NOTCH | on audio path(double load |
| 9h | REG1593 | 7:0 | Default : 0x06 | Access : R/W |
| 1593h) | _ | 7.3 | Reserved. | |
| | AN_C1[10:8] | 2:0 | See description of '1592h | ı'. |
| lAh | REG1594 | 7:0 | Default: 0x4F | Access : R/W |
| 1594h) | AN_C2[7:0] | 7:0 | Coefficient of A_NOTCH of | on audio path(double load |
| Αh | REG1595 | 7:0 | Default : 0x07 | Access : R/W |
| (1595h) | - \\ | 7:3 | Reserved. | |
| | AN_C2[10:8] | 2:0 | See description of '1594h | <u>'</u> . |
| lBh | REG1596 | 7:0 | Default : 0x00 | Access : R/W |
| (1596h) | SOS11_C0[7:0] | 7:0 | Coefficient of sos11(doub | ole load). |
| 4Bh | REG1597 | 7:0 | Default : 0x00 | Access : R/W |
| 1597h) | XC | 7:3 | Reserved. | |
| | SOS11_C0[10:8] | 2:0 | See description of '1596h | n'. |
| 1Ch | REG1598 | 7:0 | Default : 0x00 | Access : R/W |
| (1598h) | SOS11_C1[7:0] | 7:0 | Coefficient of sos11(doub | ole load). |
| 4Ch | REG1599 | 7:0 | Default : 0x00 | Access : R/W |
| (1599h) | - | 7:3 | Reserved. | |
| | SOS11_C1[10:8] | 2:0 | See description of '1598h | n'. |



| Index | Mnemonic | Bit | Description | |
|-------------|----------------|-----|------------------------------------|-----------------------------|
| (Absolute) | | | · | |
| 4Dh | REG159A | 7:0 | Default : 0x00 | Access : R/W |
| 159Ah) | SOS11_C2[7:0] | 7:0 | Coefficient of sos11(dou | uble load). |
| lDh | REG159B | 7:0 | Default : 0x00 | Access : R/W |
| 159Bh) | - | 7:3 | Reserved. | |
| | SOS11_C2[10:8] | 2:0 | See description of '159/ | h! |
| Eh | REG159C | 7:0 | Default 10x00 | Access : R/W |
| 159Ch) | SOS11_C3[7:0] | 7:0 | Coefficient of sos11(dou | uble load). |
| I Eh | REG159D | 7:0 | Default: 0x00 | Access : R/W |
| 159Dh) | - | 7:3 | Reserved. | |
| | SOS11_C3[10:8] | 2:0 | See description of '1590 | Ch'. |
| ₽Fh | REG159E | 7.0 | Default : 0x00 | Access : R/W |
| 159Eh) | SOS11_C4[7:0] | 7.0 | Coefficient of sos11(dou | uble load). |
| Fh | REG159F | 7:0 | Default: 0x00 | Access : R/W |
| 159Fh) | - | 7:3 | Reserved. | |
| | SOS11_C4[10:8] | 2.0 | See description of '159E | <u>-</u> h'. |
| 50h | REG15A0 | 7:0 | Default : 0x00 | Access : R/W |
| 15A0h) | SOS12_C0[7:0] | 7.0 | Coefficient of sos12(do | uble load). |
| 60h | REG15A1 | 7:0 | Default: 0x00 | Access : R/W |
| 15A1h) | - / / / | 7:3 | Reserved | |
| | SOS12_C0[10:8] | 2:0 | See description of '15A0 | Dh'. |
| 26 | REG15A2 | 7:0 | Default: 0x00 | Access : R/W |
| 15A2h) | SOS12_C1[7:0] | 7:0 | Coefficient of sos12(dou | uble load). |
| 51 h | REG15A3 | 7:0 | Default : 0x00 | Access : R/W |
| 15A3h) | | 7.3 | Reserved. | |
| | SOS12_C1[10:8] | 2:0 | See description of '15A2 | 2h'. |
| 52h | REG15A4 | 7:0 | Default : 0x00 | Access: R/W |
| 15A4h) | SOS12_C2[7:0] | 7:0 | Coefficient of sos12(double load). | |
| 2h | REG15A5 | 7:0 | Default : 0x00 | Access : R/W |
| 15A5h) | - | 7:3 | Reserved. | |
| | SOS12_C2[10:8] | 2:0 | See description of '15A4 | 4h'. |
| 3h | REG15A6 | 7:0 | Default : 0x00 | Access : R/W |
| 15A6h) | N_A3_C0[7:0] | 7:0 | Coefficient of Notch_A3 | on video path(double load). |
| 53h | REG15A7 | 7:0 | Default : 0x00 | Access : R/W |



| DBB1 Re | gister (Bank = 15) | | | |
|---------------------|--------------------|-----|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (15A7h) | - | 7:3 | Reserved. | |
| | N_A3_C0[10:8] | 2:0 | See description of '15A6h'. | |
| 54h | REG15A8 | 7:0 | Default : 0x00 Access : R/W | |
| (15A8h) | N_A3_C1[7:0] | 7:0 | Coefficient of Notch_A3 on video path(double load). | |
| 54h | REG15A9 | 7:0 | Default : 0x00 Access : x W | |
| (15A9h) | - | 7:3 | Reserved | |
| | N_A3_C1[10:8] | 2:0 | See description of "15A8h". | |
| 55h | REG15AA | 7:0 | Default: 0x00 Access: R/W | |
| (15AAh) | N_A3_C2[7:0] | 7:0 | Coefficient of Notch_A3 on video path(double load). | |
| 55h | REG15AB | 7:0 | Default: 0x00 Access: R/W | |
| (15ABh) | - | 7.3 | Reserved. | |
| | N_A3_C2[10:8] | 2.0 | See description of '15AAh'. | |
| 56h | REG15AC | 7:0 | Default: 0x83 Access: R/W | |
| 15ACh) | N_A4_C0[7:0] | 7:0 | Coefficient of Notch_A4 on video path(double load). | |
| 56h | REG15AD | 7.0 | Default 0x02 Access : R/W | |
| (15ADh) | - | 7:3 | Reserved. | |
| | N_A4_C0[10:8] | 2.0 | See description of 15ACh! | |
| 57h | REG15AE | 7:0 | Default: 0x3C Access: R/W | |
| (15AEh) | N_A4_C1[7:0] | 7:0 | Coefficient of Notch_A4 on video path(double load). | |
| 57h | REG15AF | 7:0 | Default: 0x06 Access: R/W | |
| 15AFh) | - (//)/^ | 7:3 | Reserved. | |
| | N_A4_C1[10:8] | 2:0 | See description of '15AEh'. | |
| 58h | REG15B0 | 7:0 | Default : 0x54 Access : R/W | |
| 15B0h) | N_A4_C2[7:0] | 7:0 | Coefficient of Notch_A4 on video path(double load). | |
| 58h | REG15B1 | 7:0 | Default : 0x05 Access : R/W | |
| (15B1h) | | 7:3 | Reserved. | |
| | N_A4_C2[10:8] | 2:0 | See description of '15B0h'. | |
| 59h | REG15B2 | 7:0 | Default : 0x00 Access : R/W | |
| (15B2h) | SOS12_C3[7:0] | 7:0 | Coefficient of sos12(double load). | |
| 59h | REG15B3 | 7:0 | Default : 0x00 Access : R/W | |
| (15B3h) | - | 7:3 | Reserved. | |
| | SOS12_C3[10:8] | 2:0 | See description of '15B2h'. | |
| 5Ah | REG15B4 | 7:0 | Default: 0x00 Access: R/W | |



| DBB1 Re | gister (Bank = 15) | | | |
|------------------------|--------------------|-----|--------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (15B4h) | SOS12_C4[7:0] | 7:0 | Coefficient of sos12(do | uble load). |
| 5Ah | REG15B5 | 7:0 | Default : 0x00 | Access : R/W |
| (15B5h) | - | 7:3 | Reserved. | |
| | SOS12_C4[10:8] | 2:0 | See description of '15B | 4h'. |
| 5Bh | REG15B6 | 7:0 | Default : 0x00 | Access : R/W |
| (15B6h) | SOS21_C0[7:0] | 7:0 | Coefficient of sos21(do | uble load) |
| 5Bh | REG15B7 | 7:0 | Default: 0x00 | Access: R/W |
| (15B7h) | - | 7:3 | Reserved. | |
| | SOS21_C0[10:8] | 2:0 | See description of '15B | 6h'. |
| 5Ch | REG15B8 | 7:0 | Default : 0x00 | Access : R/W |
| (15B8h) | SOS21_C1[7:0] | 7.0 | Coefficient of sos21 (do | ouble load). |
| 5Ch | REG15B9 | 7.0 | Default : 0x00 | Access: R/W |
| (15B9h) | - | 7:3 | Reserved. | |
| | SOS21_C1[10:8] | 2:0 | See description of '15B | 8h'. |
| 5Dh | REG15BA | 7.0 | Default 0x00 | Access : R/W |
| (15BAh) | SOS21_C2[7:0] | 7:0 | Coefficient of sos21 (| ouble load). |
| 5Dh | REG15BB | 7:0 | Default : 0x00 | Access : R/W |
| (15BBh) | - | 7:3 | Reserved. | · |
| | SOS21_C2[10:8] | 2:0 | See description of '15B | Ah'. |
| 5Eh | REG15BC | 7:0 | Default : 0x00 | Access : R/W |
| (15BCh) | SOS21_C3[7/0] | 7:0 | Coefficient of sos21(do | uble load). |
| 5Eh | REG15BL | 7:0 | Default : 0x00 | Access : R/W |
| (1 <mark>5</mark> BDh) | - 4 | 7:3 | Reserved. | |
| | SOS21_C3[10:8] | 2:0 | See description of '15B | Ch'. |
| 5Fh | REG15BE | 7:0 | Default : 0x00 | Access : R/W |
| (15BEh) | SOS21_C4[7:0] | 7:0 | Coefficient of sos21 (do | ouble load). |
| 5Fh | REG15BF | 7:0 | Default : 0x00 | Access : R/W |
| (15BFh) | | 7:3 | Reserved. | - |
| | SOS21_C4[10:8] | 2:0 | See description of '15B | Eh'. |
| 60h | REG15C0 | 7:0 | Default : 0x00 | Access : R/W |
| (15C0h) | SOS22_C0[7:0] | 7:0 | Coefficient of sos22(do | - |
| 60h | REG15C1 | 7:0 | Default : 0x00 | Access : R/W |
| (15C1h) | - | 7:3 | Reserved. | , |



| | gister (Bank = 15) | | | |
|---------------------|--------------------|-----|--------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | SOS22_C0[10:8] | 2:0 | See description of '15C0 | h'. |
| 51h | REG15C2 | 7:0 | Default: 0x00 | Access: R/W |
| 15C2h) | SOS22_C1[7:0] | 7:0 | Coefficient of sos22(dou | ible load). |
| 51h | REG15C3 | 7:0 | Default : 0x00 | Access : R/W |
| (15C3h) | - | 7:3 | Reserved. | , XO |
| | SOS22_C1[10:8] | 2:0 | See description of 1502 | h'. |
| 52h | REG15C4 | 7:0 | Default: 0x00 | Access: R/W |
| (15C4h) | SOS22_C2[7:0] | 7:0 | Coefficient of sos22(dou | ible load). |
| 62h | REG15C5 | 7:0 | Default: 0x00 | Access : R/W |
| (15C5h) | - | 7.3 | Reserved. | 1 |
| | SOS22_C2[10:8] | 2.0 | See description of '15C4 | |
| 63h | REG15C6 | 7.0 | Default : 0x00 | Access: R/W |
| (15C6h) | SOS22_C3[7:0] | 7:0 | Coefficient of sos22(dou | ible load). |
| 53h | REG15C7 | 7:0 | Default: 0x00 | Access R/W |
| 15C7h) __ | - | 7.3 | Reserved | |
| | SOS22_C3[10:8] | 2:0 | See description of '1506 | bl. |
| 54h | REG15C8 | 7.0 | Default: 0x00 | Access : R/W |
| (15C8h) | SOS22_C4[7:0] | 7:0 | _b4tob0. | |
| 54h | REG15C9 | 7:0 | Default: 0x00 | Access: R/W |
| (15C9h) | - \ | 7:3 | Reserved. | |
| | SOS22_C4[10:8] | 2:0 | See description of '15C8 | h'. |
| 55h | REG15CA | 7:0 | Default : 0x00 | Access: R/W |
| (15CAh) | SOS31_C0[7:0] | 7:0 | coefficient of sos31 (do | uble load). |
| 55h | REG15CB | 7.0 | Default : 0x00 | Access : R/W |
| (15CBh) | -) [*] | 7:3 | Reserved. | |
| | SOS31_C0[10:8] | 2:0 | See description of '15CA | ıh'. |
| 56h | REG15CC | 7:0 | Default : 0x00 | Access : R/W |
| (15CCh) | SOS31_C1[7:0] | 7:0 | Coefficient of sos31 (do | uble load). |
| 56h | REG15CD | 7:0 | Default : 0x00 | Access: R/W |
| 15CDh) | - | 7:3 | Reserved. | |
| | SOS31_C1[10:8] | 2:0 | See description of '15CC | Ch'. |
| 57h | REG15CE | 7:0 | Default : 0x00 | Access: R/W |
| (15CEh) | SOS31_C2[7:0] | 7:0 | Coefficient of sos31 (do | uble load). |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|----------------|-----|----------------------------|--------------|
| 67h | REG15CF | 7:0 | Default : 0x00 | Access : R/W |
| 15CFh) | - | 7:3 | Reserved. | |
| | SOS31_C2[10:8] | 2:0 | See description of '15CEh | ľ. 👞 |
| 68h | REG15D0 | 7:0 | Default : 0x00 | Access : R/W |
| (15D0h) | SOS31_C3[7:0] | 7:0 | Coefficient of sos31 (doul | ble load). |
| 68h | REG15D1 | 7:0 | Default : 0x00 | Access : R/W |
| (15D1h) | - | 7:3 | Reserved. | |
| | SOS31_C3[10:8] | 2:0 | See description of '15D0h | n'. |
| 69h | REG15D2 | 7:0 | Default: 0x00 | Access : R/W |
| (15D2h) | SOS31_C4[7:0] | 7:0 | Coefficient of sos31 (doub | ble load). |
| 69h | REG15D3 | 7.0 | Default : 0x00 | Access : R/W |
| (15D3h) | - | 7.3 | Reserved. | |
| | SOS31_C4[10:8] | 2:0 | See description of '15D2h | n'. |
| 6Ah | REG15D4 | 7:0 | Default: 0x00 | Access R/W |
| (15D4h) | SOS32_C0[7:0] | 7:0 | Coefficient of sos32 (doul | ble load). |
| 6Ah | REG15D5 | 7:0 | Default : 0x00 | Access : R/W |
| (15D5h) | _ | 7.3 | Reserved. | |
| | SOS32_C0[10:8] | 2:0 | See description of '15D4h | n'. |
| 6Bh | REG15D6 | 7:0 | Default: 0x00 | Access : R/W |
| (15D6h) | SOS32_C1[7:0] | 7:0 | Coefficient of sos32 (doul | ble load). |
| 6Bh | REG15D7 | 7:0 | Default: 0x00 | Access : R/W |
| (15D7h) | - | 7:3 | Reserved. | |
| | SOS32_C1[10:8] | 2:0 | See description of '15D6h | 1'. |
| 6Ch | REG15D8 | 7:0 | Default : 0x00 | Access : R/W |
| (15D8h) | SOS32_C2[7:0] | 7:0 | Coefficient of sos32 (doul | ble load). |
| 6Ch | REG15D9 | 7:0 | Default : 0x00 | Access : R/W |
| (15D9h) | 2 XC | 7:3 | Reserved. | |
| | SOS32_C2[10:8] | 2:0 | See description of '15D8h | n'. |
| 6Dh | REG15DA | 7:0 | Default : 0x00 | Access : R/W |
| (15DAh) | SOS32_C3[7:0] | 7:0 | Coefficient of sos32 (doul | ble load). |
| 6Dh | REG15DB | 7:0 | Default : 0x00 | Access : R/W |
| (15DBh) | - | 7:3 | Reserved. | |
| | SOS32_C3[10:8] | 2:0 | See description of '15DAh | n'. |



| DBB1 Re | DBB1 Register (Bank = 15) | | | | | |
|---------------------|---------------------------|-----|-------------------------------------|--------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 6Eh | REG15DC | 7:0 | Default : 0x00 | Access : R/W | | |
| (15DCh) | SOS32_C4[7:0] | 7:0 | Coefficient of sos32 (double load). | | | |
| 6Eh | REG15DD | 7:0 | Default : 0x00 | Access : R/W | | |
| (15DDh) | - | 7:3 | Reserved. | • | | |
| | SOS32_C4[10:8] | 2:0 | See description of '15DCh': | X | | |
| 7Fh ~ 7Fh | - | 7:0 | Default : | Access : - | | |
| (15FEh ~ 15FFh) | - | - | Reserved | | | |





DBB2 Register (Bank = 16)

| DBB2 Re | gister (Bank = 16) | | | | |
|---------------------|---|----------------------|---|--------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG1600 | 7:0 | Default : 0x04 | Access : R/W | |
| (1600h) | - | 7 | Reserved. | | |
| | VAGC_VSYNC_ENB | 6 | 0: PGA1/PGA2 update in any 1: PGA1/PGA2 update in Vsyl | | |
| | VAGC_VSYNC_ENA | 5 | 0: PGA1/PGA2 update in any time. 1: PGA1/PGA2 update in Vsync blanking. | | |
| | VAGC_GAIN_SLOPE | 4 | 0: Negative gain slope. 1: Positive gain slope. | | |
| | VAGC_MEAN_SEL[1:0] | 3.2 | Select mean. 00: 1 line. 01: 16 line. 1x: 256 line. | ", 117 | |
| | VAGC_MODE 1 Mode for nositive modulation 0: Porch. 1: Sync height (from VDAGC). Ready. | | () ' | | |
| VAGC_ENABLE 0 | | after setting ready. | | | |
| 00h (1601h) | REG1 601 | 7:0 7:1 | Default: 0x01 Reserved. | Access : R/W | |
| 1 | VAGC_VSYNC_POL | 0 | 0: Low active. 1: High active. | | |
| 01 | REG1602 | 7.0 | Default : 0x40 | Access : R/W | |
| (1602h) | VAGC_LINE_CNT[7:0] | 7:0 | Line counter max (double loa | nd). | |
| 01h | REG1603 | 7:0 | Default : 0x00 | Access : R/W | |
| (1603h) | VAGC_LINE_CNT[15:8] | 7:0 | See description of '1602h'. | | |
| 02h | REG1604 | 7:0 | Default : 0xE0 | Access : R/W | |
| (1604h) | VAGC_PORCH_CNT[7:0] | 7:0 | Porch counter max (double lo | pad). | |
| 02h | REG1605 | 7:0 | Default : 0x00 | Access : R/W | |
| (1605h) | - | 7:1 | Reserved. | | |
| | VAGC_PORCH_CNT[8] | 0 | See description of '1604h'. | | |
| 03h | REG1606 | 7:0 | Default : 0x00 | Access : R/W | |
| (1606h) | VAGC_PEAK_CNT[7:0] | 7:0 | Peak counter max (double loa | ad). | |



| Index | Mnemonic | Bit | Description | |
|------------|---------------------|-----|-----------------------------|--|
| (Absolute) |) | | | |
|)3h | REG1607 | 7:0 | Default : 0x0C | Access : R/W |
| (1607h) | - | 7:4 | Reserved. | |
| | VAGC_PEAK_CNT[11:8] | 3:0 | See description of '1606h'. | |
|)4h | REG1608 | 7:0 | Default : 0x9A | Access : R/W |
| (1608h) | VAGC_REF[7:0] | 7:0 | Reference level double loa | id). |
| 04h | REG1609 | 7:0 | Default 10x00 | Access : R/W |
| (1609h) | - | 7:1 | Reserved. | |
| | VAGC_REF[8] | 0 | See description of '1608h'. | |
| 05h | REG160A | 7:0 | Default: 0x04 | Access : R/W |
| (160Ah) | - | 7.3 | Reserved. | |
| | VAGC_K[2:0] | 2.0 | Loop filter parameter. | |
| | | | 0 -> 0. 1~7-> 2^-2~2^-8. | |
| 05h | REG160B | 7:0 | | Access ID /W/ |
| (160Bh) | KEGIOOD | 7:0 | Default: 0x00 | Access R/W |
| | VAGC_OFFSET[6:0] | 6:0 | VAGC porch counter of set. | |
| 09h | REG1612 | 7:0 | Default : 0x00 | Access : R/W |
| (1612h) | REGIOT | 7.4 | Reserved. | Access . N/ W |
| | VAGC PGA1_MIN[3:0] | 3:0 | PGA1 min. | |
| 09h | REG1613 | 7:0 | Default : 0x04 | Access : R/W |
| 1613h | KE51013 | 7:4 | Reserved. | Access . R/ W |
| | VAGC_PGA1_MAX[3:0] | 3:0 | PGA1 max. | |
| DAh | REG1614 | 7.0 | Default : 0x00 | Access : R/W |
| 1614h) | - 1 | 7.4 | Reserved. | ACCOST N/ 14 |
| _ | VAGC_RGA2_MIN[3:0] | 3:0 | PGA2 min. | |
| OAh | REG1615 | 7:0 | Default : 0x0F | Access : R/W |
| (1615h) | | 7:4 | Reserved. | 1100000 1 14/ 11 |
| - | VAGC_PGA2_MAX[3:0] | 3:0 | PGA2 max. | |
| DBh | REG1516 | 7:0 | Default : 0x00 | Access : R/W |
| (1616h) | VAGC_VGA_MIN[7:0] | 7:0 | VGA min (double load). | 1- |
|)Bh | REG1617 | 7:0 | Default : 0x80 | Access : R/W |
| (1617h) | VAGC_VGA_MIN[15:8] | 7:0 | See description of '1616h'. | 1 |
| OCh | REG1618 | 7:0 | Default : 0xFF | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|-----------------------------|--------------|
| (1618h) | VAGC_VGA_MAX[7:0] | 7:0 | VGA max (double load). | |
| 0Ch | REG1619 | 7:0 | Default : 0x7F | Access : R/W |
| (1619h) | VAGC_VGA_MAX[15:8] | 7:0 | See description of '1618h'. | |
| 10h | REG1620 | 7:0 | Default : 0x00 | Access : RO |
| (1620h) | VAGC_MEAN0[7:0] | 7:0 | Mean: 1 line | X V |
| 11h | REG1622 | 7:0 | Default : 0x00 | Actess : RO |
| (1622h) | VAGC_MEAN16[7:0] | 7:0 | Mean: 16 line | |
| 12h | REG1624 | 7:0 | Default: 0x00 | Access : RO |
| (1624h) | VAGC_MEAN256[7:0] | 7:0 | Mezn: 256 line. | • |
| 13h | REG1626 | 7.0 | Default : 0x00 | Access : RO |
| (1626h) | VAGC_DIFF[7:0] | 7.0 | Diff. | |
| 13h | REG1627 | 7.0 | Default : 0x00 | Access: RO |
| (1627h) | - | 7:2 | Reserved. | |
| | VAGC_DIFF[9:8] | 1:0 | See description of '1626h'. | |
| 46301-1 | REG1628 | 7:0 | Default 0x00 | Access : RO |
| (1628h) | VAGC_VGA[7:0] | 7:0 | Tuner VGA value. | |
| 14h | REG1629 | 7:0 | Default: 0x00 | Access : RO |
| (1629h) | VAGC_VGA[15:8] | 7:0 | See description of '1628h'. | |
| 15h | REG162A | 7:0 | Default: 0x00 | Access : RO |
| (162Ah) | | 7:4 | Reserved. | |
| M | VAGC_PC^1A[3.0] | 3:0 | PGA1a. | |
| 15h | REG162B | 7:0 | Default : 0x00 | Access : RO |
| (162Bh) | - | 7:4 | Reserved. | |
| | VAGC_PGA2A[3:0] | 3:0 | PGA2a. | |
| 16h | REG 162C | 7:0 | Default : 0x00 | Access : RO |
| (162Ch) | | 7:4 | Reserved. | |
| | VAGC_PGA1B[3:0] | 3:0 | PGA1b. | |
| 16h | REG162D | 7:0 | Default : 0x00 | Access : RO |
| (162Dh) | - | 7:4 | Reserved. | |
| | VAGC_PGA2B[3:0] | 3:0 | PGA2b. | |
| 17h | REG162E | 7:0 | Default : 0x00 | Access : RO |
| (162Eh) | - | 7:4 | Reserved. | |
| | VAGC_PGA1C[3:0] | 3:0 | PGA1c. | |



| Index | Mnemonic | Bit | Description | |
|---------------------------------|--------------------|-----|------------------------------|-----------------|
| (<mark>Absolute)</mark> 17h | REG162F | 7:0 | Default : 0x00 | Access : RO |
| 162Fh) | - | 7:4 | Reserved. | 7.03000 1 1.00 |
| - | VAGC_PGA2C[3:0] | 3:0 | PGA2c. | |
| L8h | REG1631 | 7:0 | Default : 0x00 | Access : RO |
| 1631h) | VAGC_MAX_MEAN[7:0] | 7:0 | Max mean. | 110001110 |
| 23h | REG1646 | 7:0 | Default 10x00 | Access : R/W |
| (1646h) | VAGC_VGA_THR[7:0] | 7:0 | VGA threshold (double I | |
| 23h | REG1647 | 7:0 | Default: 0x80 | Access : R/W |
| 1647h) | VAGC_VGA_THR[15:8] | 7:0 | See description of '1646 | , |
| 24h | REG1648 | 7:0 | Default : 0x00 | Access : R/W |
| 1648h) | VAGC_VGA_BASE[7:0] | 7.0 | Digital VGA base adjust | |
| 24h | REG1649 | 7.0 | Default : 0x00 | Access: R/W |
| 1649h) | VAGC_VGA_OFFS[7:0] | 7:0 | Digital VGA offs adjustm | nent. |
| 25h ~ 27h | - | 7:0 | Default :- | Access - |
| 164Ah ~ | - | | Reserved | |
| L64Fh) | | | | 7 |
| 51h 16A2h) 🚄 | REG16A2 | 7:0 | Default : 0x00 | Access : R/W |
| IUAZII) | | 7.6 | Reserved. | |
| | AAGC_LINE_CNT[5:0] | 5:0 | AAGC line counter max. | |
| 52h 16A4h) | | 7:0 | Default: | Access : - |
| | | - | Reserved. | |
| 52h (16A5h) | REG16A5 | 7:0 | Default : 0x00 | Access : R/W |
| | AAGC_DEC[7:1] | 7.0 | Decimation (for mean). 8,0>. | |
| 54h | REG16A8 | 7:0 | Default : 0x00 | Access : R/W |
| (16A8h) | | 7:4 | Reserved. | 1100000 111, 11 |
| | AAGC_PGA1_NIN[3.0] | 3:0 | PGA1 min. | |
| 54h | REG16A9 | 7:0 | Default : 0x0A | Access : R/W |
| 16A9h) | - 1 | 7:4 | Reserved. | , |
| | AAGC_PGA1_MAX[3:0] | 3:0 | PGA1 max. | |
| 55h | REG16AA | 7:0 | Default : 0x00 | Access : R/W |
| (16AAh) | - | 7:4 | Reserved. | <u> </u> |
| | AAGC_PGA2_MIN[3:0] | 3:0 | PGA2 min. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|-----------------------------|--------------|
| 55h | REG16AB | 7:0 | Default : 0x0F | Access : R/W |
| 16ABh) | - | 7:4 | Reserved. | |
| | AAGC_PGA2_MAX[3:0] | 3:0 | PGA2 max. | _ |
| 56h | REG16AC | 7:0 | Default : 0x18 | Access : R/W |
| 16ACh) | - | 7 | Reserved. | XU |
| | AAGC_MEAN_MIN[6:0] | 6:0 | Mean min. | |
| 56h | REG16AD | 7:0 | Defaults 0x30 | Access: R/W |
| 16ADh) | - | 7 | Reserved. | \ |
| | AAGC_MEAN_MAX[6:0] | 6:0 | Mean max. | |
| 57h | REG16AE | 7:0 | Default : 0x00 | Access : RO |
| 16AEh) | - | | Reserved. | |
| | AAGC_MEAN[6:0] | 6.0 | Mean. | |
| 8h | REG16B0 | 7:0 | Default : 0x00 | Access : RO |
| 16B0h) | - | 7 | Reserved. | |
| | AAGC_PEAKMEAN[6:0] | 6:0 | Peak mean. | |
| 9h | REG16B2 | 7:0 | Default : 0x00 | Access : RO |
| 16B2h) | | 7.4 | Reserved. | |
| | AAGC_PGA1[3:0] | 3:0 | PGA1. | |
| 59h | REG1 6B3 | 7:0 | Default: 0x00 | Access : RO |
| 16B3h) | | 7:4 | Reserved. | |
| | AAGC_PG^2[3/0] | 3:0 | PGA2. | |
| Ah | REG16B4 | 7:0 | Default : 0xFF | Access : R/W |
| 16B4h) | AAGC_CNT[7:0] | 7:0 | AGC counter max (double | e load). |
| Ah | REG16B5 | 7:0 | Default : 0x3F | Access : R/W |
| 16B 5 h) | AAGC_CNT[15:8] | 7:0 | See description of '16B4h'. | |
| Bh | REG16B6 | 7:0 | Default : 0x00 | Access : R/W |
| L6B6h) | . X O | 7:5 | Reserved. | |
| | AAGC_CNT[20:16] | 4:0 | See description of '16B4h'. | |
| 0h ~ 71h | - | 7:0 | Default : - | Access : - |
| (16E0h ~ 16E3h) | - | - | Reserved. | 1 |



DBB3 Register (Bank = 1B)

| DBB3 Re | gister (Bank = 1B) | | | |
|---------------------|-------------------------|----------------|---------------------------|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG1B00 | 7:0 | Default : 0x02 | Access : R/W |
| (1B00h) | - | 7:4 | Reserved. | |
| | VDAGC1_DL_BYPASS | 3 | 1=VDAGC1 delay line bypas | SS. |
| | - | 2 | Reserved. | XU |
| | VDAGC1_BYPASS | 1 | 1=VDAGC1 bypass. | |
| | VDAGC1_ENABLE | 0 | 1=VDAGC1 enable. | |
| 00h | REG1B01 | 7:0 | Default: 0x02 | Access : R/W |
| (1B01h) | - | 7:4 | Reserved. | |
| | VDAGC2_DL_BYPASS | 3 | 1=VDAGC2 delay line bypas | 35. |
| | - | 12 | Reserved. | |
| | VDAGC2_BYPASS | | 1=VDAGC2 bypass. | |
| | VDAGC2_ENABLE | 0 | 1 VDAGC2 enable. | |
| 03h | REG1B06 | 7:0 | Default: 0x26 | Access R/W |
| (1B06h) | | 7.6 | Reserved | |
| | VDAGC1_REF[5:0] | 5:0 | VDAGC1 ref. | |
| 03h (1807h) | REG1B07 | 7:0 | Default : 0x26 | Access : R/W |
| (1B07h) | | 7:6 | Reserved. | |
| | VDAGC2_REF[5:0] | 5:0 | VDAGC2 ref. | T |
| 04h (1808h) | REG1B08 | 7:0 | Default: 0x04 | Access : R/W |
| (1000) | - | 7:3 | Reserved. | |
| | VDAGC1_1EVEL_SHIFT[2:0] | 2:0 | VDAGC1 level shift. | A D/M |
| 04h (1B09h) | REG1B09 | 7:0 | Default : 0x04 | Access : R/W |
| (, | VDACCO LEVEL CUITTE N | 7:3 | Reserved. | |
| 05h | VDAGC2_LEVEL_SHIFT[2:0] | 2:0 | VDAGC2 level shift. | Acces t D /W |
| (1B0Ah) | REG1B0A | 7:0 7:3 | Default: 0x00 Reserved. | Access : R/W |
| . , | VDAGC1_RATIO[2:0] | 2:0 | VDAGC1 lpf update ratio. | |
| 05h | REG1B0B | 7:0 | Default : 0x00 | Access : R/W |
| (1B0Bh) | - | 7:3 | Reserved. | ACCCSS I IV, II |
| - | VDAGC2_RATIO[2:0] | 2:0 | VDAGC2 lpf update ratio. | |
| 06h | REG1B0C | 7:0 | Default : 0x00 | Access : R/W |
| (1B0Ch) | VDAGC1_PEAK_CNT[7:0] | 7:0 | VDAGC1 peak counter max(| - |



| DBB3 Re | gister (Bank = 1B) | | | |
|---------------------|-----------------------|-----|-----------------------------|---------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 06h | REG1B0D | 7:0 | Default : 0x0C | Access : R/W |
| (1B0Dh) | - | 7:4 | Reserved. | |
| | VDAGC1_PEAK_CNT[11:8] | 3:0 | See description of '180Ch'. | |
| 07h | REG1B0E | 7:0 | Default : 0x00 | Access : R/W |
| (1B0Eh) | VDAGC2_PEAK_CNT[7:0] | 7:0 | VDAGC2 peak counter max(c | louble load) |
| 07h | REG1B0F | 7:0 | Default 10x0C | Access : R/W |
| (1B0Fh) | - | 7:4 | Reserved. | |
| | VDAGC2_PEAK_CNT[11:8] | 3:0 | See description of '1B0Eh'. | |
| 08h | REG1B10 | 7:0 | Default : 0xF8 | Access : R/W |
| (1B10h) | VDAGC1_PORCH_CNT[7:0] | 7:0 | VDAGC1 porch counter max | double load) |
| 08h | REG1B11 | 7.0 | Default : 0x00 | Access : R/W |
| (1B11h) | - | 7:1 | Reserved. | |
| | VDAGC1_PORCH_CNT[8] | 0 | See description of '1B10h'. | |
| 09h | REG1B12 | 7:0 | Default: 0xF8 | Access R/W |
| (1B12h) | VDAGC2_PORCH_CNT[7:0] | 7.0 | VDAGC2 porch counter max(| double load). |
| | REG1B13 | 7:0 | Default : 0x00 | Access : R/W |
| (1B13h) | _ \ | 7:1 | Reserved. | |
| | VDAGC2_PORCH_CNT[8] | 0 | See description of '1B12h'. | |
| 0Ah | REG1B14 | 7:0 | Default: 0x00 | Access : RO |
| (1B14h) | VDAGC1_MFAN[7:0] | 7:0 | VDAGC1 mean. | • |
| 0A h | REG1B15 | 7:0 | Default: 0x00 | Access : RO |
| (1B15h) | VDAGC1_MEAN[15:8] | 7:0 | See description of '1B14h'. | |
| OBh | REG1B16 | 7:0 | Default : 0x00 | Access : RO |
| (1B16h) | VDACC1_VAR[7:0] | 7.0 | VDAGC1 variance. | |
| OBh | REG1B17 | 7:0 | Default : 0x00 | Access : RO |
| (1B17h) | VDAGC1_VAR[15:8] | 7:0 | See description of '1B16h'. | |
| 0Ch | REG1B18 | 7:0 | Default : 0x00 | Access : RO |
| (1B18h) | VDAGC2_MEAN[7:0] | 7:0 | VDAGC2 mean. | • |
| 0Ch | REG1B19 | 7:0 | Default : 0x00 | Access : RO |
| (1B19h) | VDAGC2_MEAN[15:8] | 7:0 | See description of '1B18h'. | • |
| 0Dh | REG1B1A | 7:0 | Default : 0x00 | Access : RO |
| (1B1Ah) | VDAGC2_VAR[7:0] | 7:0 | VDAGC2 variance. | 1 |
| 0Dh | REG1B1B | 7:0 | Default : 0x00 | Access : RO |



| gister (Bank = 1B) | | | |
|-------------------------|--|--|------------------------------|
| Mnemonic | Bit | Description | |
| | 7.0 | Con density of 14 P4 Al | .1 |
| | | · | |
| | | | Access : RO |
| | | | Access : DO |
| KEGIDID | | | Access : RO |
| VDACC1 CAIN[13:9] | | | , |
| | | | Access: RO |
| | | | Accessive |
| | | | Access : RO |
| - | | | 1004 |
| VDAGC2 GAIN[13:8] | | | |
| REG1B20 | 7.0 | Default : 0x00 | Access: RO |
| VDAGC1_SYNCHEIGHT[7:0] | 7:0 | | |
| REG1B21 | 7:0 | Default : 0x00 | Access RO |
| - ~ | 7.5 | Reserved | |
| VDAGC1_VSYNC | 4 | VDAGC1 Vsync coast culs | se (high active). |
| _ | 3.1 | Reserved. | |
| VDAGC1_SYNCHEIGHT[8] | 0 | See description of '1B20h | n'. |
| REG1 322 | 7:0 | Default: 0x00 | Access : RO |
| VDAGC2_SYNCHEIGHT[X:0] | 7:0 | VDAGC2 sync height. | |
| REG1B23 | 7:0 | Default: 0x00 | Access : RO |
| - | 7:5 | Reserved. | |
| VDAGC2_VSYNC | 4 | VDAGC2 vsync coast puls | se (high active). |
| - | 3.1 | Reserved. | |
| VDAGC2_SYNCHEIGHT[8] | 0 | See description of '1B22h | <u>''.</u> |
| REG1B24 | 7:0 | Default : 0x00 | Access : RO |
| | 7:0 | VDAGC1 lpf delay line first element. | |
| REG1B25 | | | Access : RO |
| - | | | |
| | | · | |
| | | | Access : RO |
| VDAGC2_LPF_DELAY_0[7:0] | 7:0 | VDAGC2 lpf delay line firs | st element. |
| | Mnemonic VDAGC2_VAR[15:8] REG1B1C VDAGC1_GAIN[7:0] REG1B1D - VDAGC1_GAIN[13:8] REG1B1E VDAGC2_GAIN[7:0] REG1B1F - VDAGC2_GAIN[13:8] REG1B20 VDAGC1_SYNCHEIGHT[7:0] REG1B21 - VDAGC1_SYNCHEIGHT[8] REG1B22 VDAGC2_SYNCHEIGHT[8] REG1B23 - VDAGC2_SYNCHEIGHT[8] REG1B23 - VDAGC2_VSYNC - VDAGC2_SYNCHEIGHT[8] REG1B24 VDAGC1_LPF_DFLAY_0[7:0] REG1B25 - VDAGC1_LPF_DELAY_0[8] REG1B26 | Mnemonic Bit VDAGC2_VAR[15:8] 7:0 REG1B1C 7:0 VDAGC1_GAIN[7:0] 7:0 REG1B1D 7:6 VDAGC1_GAIN[13:8] 5:0 REG1B1E 7:0 VDAGC2_GAIN[7:0] 7:0 REG1B1F 7:0 VDAGC2_GAIN[13:8] 5:0 REG1B20 7:0 VDAGC1_SYNCHEIGHT[7:0] 7:0 REG1B21 7:0 VDAGC1_SYNCHEIGHT[8] 0 REG1B22 7:0 VDAGC2_SYNCHEIGHT[8] 7:0 REG1B23 7:0 VDAGC2_SYNCHEIGHT[8] 0 REG1B24 7:0 VDAGC2_SYNCHEIGHT[8] 0 REG1B24 7:0 VDAGC1_LPF_DELAY_0[7:0] 7:0 REG1B25 7:0 VDAGC1_LPF_DELAY_0[8] 0 REG1B26 7:0 | Mnemonic Bit Description |



| Index | Mnemonic | Bit | Description | |
|-----------|-----------------------|------|--|--------------|
| (Absolute | | Dit. | Description | |
| (1B27h) | - | 7:1 | Reserved. | |
| | VDAGC2_LPF_DELAY_0[8] | 0 | See description of '1B26h'. | |
| 14h | REG1B28 | 7:0 | Default: 0x00 | Access : R/W |
| (1B28h) | - | 7 | Reserved. | |
| | VDAGC1_OFFSET[6:0] | 6:0 | VDAGC1 porch counter offs | set. |
| L4h | REG1B29 | 7:0 | Default 10x00 | Access : R/W |
| (1B29h) | - | 7 | Reserved. | |
| | VDAGC2_OFFSET[6:0] | 6:0 | VDAGC2 porch counter offs | set. |
| 40h | REG1B80 | 7:0 | Default: 0x02 | Access : R/W |
| (1B80h) | - | 7.3 | Reserved. | • |
| | ADAGC_PEAK_MEAN_SEL | 1 | =select peak. | |
| | ADAGC_BYPASS | | 1=ADAGC1 bypass. | |
| | ADAGC_ENABLE | 0 | 1=ADAGC1 enable. | |
| 10h | REG1B81 | 7:0 | Default : 0x00 | Access R/W |
| (1B81h) | | 7.3 | Reserved | |
| | ADAGC_K[2:0] | 2:0 | 1~7:2 [^] -1~2 [^] -7. | |
| 41h | REG1B82 | 7.0 | Default : 0x00 | Access : R/W |
| (1B82h) | ADAGC_CNT[7:0] | 7:0 | ADAGC counter max(double | e load). |
| 41h | REG1B83 | 7:0 | Default: 0x01 | Access : R/W |
| (1B83h) | ADAGC_CNT[15.8] | 7:0 | See description of '1B82h'. | |
| 42h | REG1B84 | 7:0 | Default : 0x00 | Access : R/W |
| (1B84h) | - | 7:5 | Reserved. | |
| | ADAGC_CNT[20:16] | 4:0 | See description of '1B82h'. | |
| 13h | REG1B86 | 7:0 | Default : 0x00 | Access : R/W |
| (1B86h) | ADAGC_DEC[7:0] | 7:0 | ADAGC decimation. | |
| 43h | REG1B87 | 7:0 | Default : 0x00 | Access : R/W |
| (1B87h) | - | 7:6 | Reserved. | |
| | ADAGC_LINE_CNT[5:0] | 5:0 | ADAGC line counter max. | |
| 44h | REG1B88 | 7:0 | Default : 0x50 | Access : R/W |
| (1B88h) | ADAGC_REP[7:0] | 7:0 | ADAGC ref. | |
| 45h | REG1B8A | 7:0 | Default : 0x00 | Access : R/W |
| (1B8Ah) | - | 7:1 | Reserved. | |
| | ADAGC_GAIN_OREN | 0 | 1=ADAGC gain overwrite e | nable. |



| DBB3 Register (Bank = 1B) | | | | | |
|---------------------------|---------------------|-------------------------------------|--------------------------|---------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 46h | REG1B8C | 7:0 | Default: 0x00 | Access : R/W | |
| (1B8Ch) | ADAGC_GAIN_OV[7:0] | 7:0 ADAGC gain overwrite value(doub | | value(double load). | |
| 46h | REG1B8D | 7:0 | Default: 0x01 | Access : R/W | |
| (1B8Dh) | ADAGC_GAIN_OV[15:8] | 7:0 | See description of '1B8 | Sh'. | |
| (40401) | REG1BA0 | 7:0 | Default : 0x00 | Access: RO | |
| | ADAGC_MEAN[7:0] | 7:0 | ADAGC mean. | | |
| 50h | REG1BA1 | 7:0 | Default: 0x00 | Access: RO | |
| (1BA1h) | ADAGC_PEAK[7:0] | 7:0 | ADAGC peak | | |
| 51h | REG1BA2 | 7:0 | Default: 0x00 | Access : RO | |
| (1BA2h) | ADAGC_GAIN[7:0] | 7.0 | ADAGC gain. | | |
| 51h | REG1BA3 | 7.0 | Default : 0x00 | Access : RO | |
| (1BA3h) | ADAGC_GAIN[15:8] | 7:0 | See description of '1BA2 | 2h'. | |



OSD Register (Bank = 1C)

| OSD Regi | ster (Bank = 1C) | | | | |
|---------------------|------------------|-----|--|--------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG1C01 | 7:0 | Default : 0x00 | Access : R/W | |
| (1C01h) | - | 7:3 | Reserved. | <u> </u> | |
| | DBL[1:0] | 2:1 | Double buffer load. 00: Keep old register value. 01: Load new data (auto resister) 10: Automatically load data 11: Reserved. | | |
| | DBE | 0 | Double buffer enable. 0: Disable. 1: Enable. | | |
| 01h | REG1C02 | 7.0 | Default : 0x00 | Access: R/W DB | |
| (1C02h) | OHSTA[7:0] | 7:0 | OSD window horizontal start position = ONSTA (pixel). | | |
| 01h | REG1C03 | 7:0 | Default: 0x00 | Access : R/W DB | |
| (1C03h) | | 7:3 | Reserved. | | |
| | OHSTA[10:8] | 2:0 | Please see description of '1C02h'. | | |
| 02h | REG1C04 | 7:0 | Default : 0x00 | Access : R/W DB | |
| (1C04h) | OVSTA[7:0] | 7:0 | OSD window vertical start position = OVSTA (lin | | |
| 02h | REG1C05 | 7:0 | Default : 0x00 | Access : R/W DB | |
| (1C05h) | | 7:3 | Reserved | | |
| | OVSTA[10.8] | 2:0 | Please see description of '10 | 04h'. | |
| 03h | REG1C06 | 7:0 | Default : 0x00 | Access : R/W DB | |
| (1 C 06h) | OSDW[7:0] | 7.0 | OSD window width = OSDW + 1 (column), max | timum 128 columns. | |
| 03h | PEG1C07 | 7:0 | Default : 0x00 | Access: R/W DB | |
| (1C07h) | . · | 7:6 | Reserved. | | |
| | OSDH[5:0] | 5:0 | OSD window vertical height = OSDH + 1 (row), maximu | m 64 rows. | |
| 04h | REG1C08 | 7:0 | Default : 0x00 | Access : R/W | |
| (1C08h) | OHSPA[X:0] | 7:0 | OSD window horizontal space = OHSPA + 1 (row). | ce start position | |
| 04h | REG1C09 | 7:0 | Default : 0x00 | Access : R/W | |
| (1C09h) | - | 7:6 | Reserved. | | |
| | OVSPA[5:0] | 5:0 | OSD window vertical space s | start position | |



| EG1C0A SPW[9:2] EG1C0B SPH[9:2] EG1C0C VS[1:0] | 7:0 7:0 7:0 7:0 7:0 7:6 | = OVSPA + 1 (column). Default: 0x00 | , DB |
|--|--|--|---|
| SPW[9:2] EG1C0B SPH[9:2] EG1C0C | 7:0 7:0 7:0 7:0 | OSD space width = 2 * OSPW (pixel). Default: 0x00 OSD space reight = 2 * OSPH (pixel). Default: 0x00 Access: R/W, OSD vertical scaling. O: Vertical normal size. | , DB |
| EG1C0B SPH[9:2] EG1C0C | 7:0 7:0 7:0 | Default: 0x00 OSD space height = 2 * OSPH (pixel). Default: 0x00 Access: R/W, OSD vertical scaling. O: Vertical normal size. | , DB |
| SPH[9:2] EG1C0C | 7:0 7:0 | OSD space height = 2 * OSPH (pixel). Default: 0x00 | , DB |
| EG1C0C | 7:0 | Default: 0x00 Access: R/W, OSD vertical scaling. 00: Vertical normal size. | , DB |
| | | OSD vertical scaling. 00: Vertical normal size. | , DB |
| VS[1:0] | 7:6 | 00: Vertical normal size. | |
| | 0 | | |
| | 0 | Or Vertical enlarged x2 by repeated pixels. | |
| | | (40 V 12 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 | |
| | | 10: Vertical enlarged x3 by repeated pixels. 11: Vertical enlarged x4 by repeated pixels. | |
| HS[1:0] | | OSD Horizontal Scaling. | 1 |
| 113[1.0] |) .¬ | | |
| | | | s. |
| | | 10: Horizontal enlarged x3 by repeated pixels | |
| | | 11: Norizontal enlarged x4 by repeated pixels | s. |
| | 3:1 | Reserved | |
| IWIN | | OSD main window display. | |
| | 1 | 0: Main window off. | |
| | | | |
| | | | |
| IFWZ_EN | | | |
| | 6 | Reserved. | |
| IFHZ_ÈN | 5 | Mono font high zoom x2/x4 enable. | |
| | | | s code |
| | 1 | | |
| EV TRACE FM | - | | |
| EATIKASP_EN | 3 | | |
| XV | | 1: Enable. | |
| F16P | 2 | OSD mono font uses first 16 colors of 256-co | olor |
| | | palette. | |
| | | 0: Disable. | |
| • | | 1: Enable. | |
| 16PT_EN | 1 | OSD 16-color palette transparency enable. | |
| | | 0: Disable. 1: Enable. | |
| | EG1 COD FWZ_EN FHZ_EN T_EN EX_TRASP_EN | EG1 COD 7:0 FWZ_EN 7 6 FHZ_EN 5 T_EN 4 EX_TRASP_EN 3 F16P 2 | 11: Norizontal enlarged x4 by reneated pixel 3:1 Reserved WIN OSD main window display. 0: Main window oin. 1: Main window oin. 1: Main window on. EG1 COD 7:0 Default: 0x00 Access: R/W FWZ_EN 7 Mono fone width zoom x2 enable. 6 Reserved. FHZ_EN 5 Mono font high zoom x2/x4 enable. When this bit is set, AEh[3] will be treated as index bit9 with Mono Font 1K Mode. FLEN 4 Mono texture enable. EX TRASP_EN 3 Texture transparency enable. 0: Disable. 1: Enable. F16P 2 OSD mono font uses first 16 colors of 256-color palette. 0: Disable. 1: Enable. 1: Enable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|------------|------|--------------------------------------|----------------------------------|
| | | | When this bit is set, cold | or index 0x0F will be treated as |
| | | | transparency. | |
| | CP_SEL | 0 | OSD color palette select | |
| | | | 0: 16-color palette. | |
| | | | 1: 256-color palette | • |
| 07h | REG1C0E | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C0Eh) | SDALL | 7 | | rection, co-work with bit 4. |
| | | | 0: Shadow at right/dow | n side. |
| | | | 1: Shadow at all sides. | <u> </u> |
| | TXEN | | OSD texture function er 0. Disable. | nable |
| | | | 1: Enable. | |
| | O_BLK | | Whole OSD blink function | on enable |
| | O_BER | | 0: Disable. | or criabic. |
| | | | 1: Enable. | |
| | SDC | 4 | OSD window shadow co | entrol. |
| | SCLR[3:0] | | 0: Off. | |
| | | | 1. On. | |
| | | 310 | OSD window shadow co | lor index. |
| | | | 0000: Color index 0. | |
| | 1 | | 0001: Color index 1. | |
| | | • | 1111. Color index 15. | |
| 07h | REG1C0F | 7:0 | Default : 0x00 | Access : R/W |
| (1COFh) | OSDSH[3,0] | 7:4 | OSD shadow height. | - 1 |
| 7 | OSDSW[3:0] | 3.0 | OSD shadow width. | |
| 08h | - | 7:0 | Default : - | Access : - |
| (1C10h ~ | | 7:0 | Reserved. | |
| 1C11h) | | 7.10 | | |
| 09h | REG1C12 | 7:0 | Default : 0x00 | Access : R/W |
| (1C12h) | COFFS_SEL | 7 | OSD code buffer offset | select. |
| | | | 0: Use OSDW[6:0] as of | |
| | | | 1: Use OOFFS[6:0] as o | |
| | OOFFS[6:0] | 6:0 | OSD code buffer Offset | value. |
| 09h | REG1C13 | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C13h) | OSDBA[7:0] | 7:0 | OSD code base address | |
| 0Ah | REG1C14 | 7:0 | Default : 0x00 | Access: R/W, DB |



| OSD Reg | ister (Bank = 1C) | | T | | |
|---------------------|-------------------|-----|--|--------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (1C14h) | - | 7:5 | Reserved. | | |
| | OSDBA[12:8] | 4:0 | Please see description | n of '1C13h'. | |
|)Ah | REG1C15 | 7:0 | Default : 0x00 | Access : R/W | |
| (1C15h) | GVS[1:0] | 7:6 | | ze. | |
| | GHS[1:0] | 5:4 | Gradually color horizo 00. Horizontal normal 01: Horizontal enlarge 10: Horizontal enlarge | ental scaling. | |
| | GRAD | 3 | Enable OSD gradually color function. 0: Disable. 1: Enable. | | |
| | GCRNG[2:0] | 2:0 | Gradually color applied 000: OSD sub window 001: OSD sub window 010: OSD sub window 011: OSD sub window 1xx: Full screen. | 0. v 1. v 2. | |
| Bh | GRADCLR | 7:0 | Default: 0x00 | Access: R/W | |
| iC16h) | GCS | 7 | Gradually color source. 0: Use this register bit[5:0] to define color to defi | | |
| , () | F/B | | Gradually applied color: 0: Background color. 1: Foreground color. | or. | |
| | RCLR[1:0] | 5:4 | Red starting gradually color. 00: Red color is 00h. 01: Red color is 55h. 10: Red color is AAh. | | |
| | GCLR[1:0] | 3:2 | 11: Red color is FFh.Green starting gradually color.00: Green color is 00h.01: Green color is 55h.10: Green color is AAh. | | |



| Total and | | | D!!! | |
|---------------------|--------------|-----|---|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 11: Green color is FFh. | |
| | BCLR[1:0] | 1:0 | Blue starting gradually 00: Blue color is 00h. 01: Blue color is 55h. 10: Blue color is AAh. 11: Blue color is FFh. | color. |
| 0Bh | REG1C17 | 7:0 | Default 0x00 | Access : R/W |
| (1C17h) | SR | 7 | Sign bit of red color. 1: Decrease. | |
| | IRH | | Inverse bit of red color 0: Normal. 1: Invert. | ., 17 |
| | R_GRADH[5:0] | 5:0 | Increase/Decrease valu | ue of red color. |
| 0Ch | REG1C18 | 7:0 | Default: 0x00 | Access: R/W |
| IC18h) SG | CO^{-} | | Sign bit of green color. 0: Increase. 1: Decrease. | |
| | | 6 | Inverse bit of green co 0: Normal. 1: Invert. | |
| | G_GRADH[5:0] | 5:0 | Increase/Decrease valu | ue of green color. |
| ICh (1C19) | SB | 7:0 | Default: 0x00 Sign bit of blue color. 0: Increase. 1: Decrease. | Access : R/W |
| K | IBH | 6 | Inverse bit of blue colo 0: Normal. 1: Invert. | |
| | B_GRADH[5:0] | 5:0 | Increase/Decrease valu | |
| 0Dh | REG1C1A | 7:0 | Default : 0x00 | Access: R/W |
| (1C1A) | HGRADSR[7:0] | 7:0 | Horizontal gradually ste | ep of red color. |
| 0Dh | REG1C1B | 7:0 | Default : 0x00 | Access : R/W |
| (1C1Bh) | HGRADSG[7:0] | 7:0 | Horizontal gradually ste | ep of green color. |
| | | | | |



| OSD Regi | ster (Bank = 1C) | | | |
|---------------------|--|------------|--|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1C1Ch) | HGRADSB[7:0] | 7:0 | Horizontal gradually step of | blue color. |
| | For example, of RCLR=0, R_GRADH= Pixel $0 \sim 19 = 0$; Pixel $20 \sim 39 = 16$; Pixel $40 \sim 59 = 32$; etc. | =16h, a | nd HGRADSR=20h, then | λ. |
| 0Eh | REG1C1D | 7:0 | Default : 0x00 | Access: R/W |
| (1C1Dh) | SR | 7 | Sign bit of red color. 0: Increase 1: Decrease. | |
| | IRV | 0 | Inverse bit of red color. O. Normal. 1: Invert. | |
| | R_GRADV[5:0] | 5:0 | Increase/Decrease value of | red color |
| 0Fh | REG1C1E | 7:0 | Default : 0x00 | Access : R/W |
| (1C1Eh) | SG | 7 | Sign bit of green color. 1: Decrease. 1: Decrease. |), |
| | IGV | / - | Inverse bit of green color. 0: Normal. 1: Invert. | |
| | G_GRADV[5:0] | 5:0 | Increase/Decrease value of | green color. |
| 0Fh | REG1C1F | 7:0 | Default : 0x00 | Access : R/W |
| (1C1Fh) | SB (III) | 7 | Sign bit of blue color. 0: Increase. 1: Decrease. | |
|) | IBV | | Inverse bit of blue color. 0: Normal. 1: Invert. | |
| X | B GRADV[5:0] | 5:0 | Increase/Decrease value of | blue color. |
| 10h | REG1C20 | 7:0 | Default : 0x00 | Access : R/W |
| (1C20h) | VGRADSR[7:0] | 7:0 | Vertical gradually step of red | d color. |
| 10h | REG1C21 | 7:0 | Default : 0x00 | Access : R/W |
| (1C21h) | VGRADSG[X,0] | 7:0 | Vertical gradually step of gre | een color. |
| 11h | REG1C22 | 7:0 | Default : 0x00 | Access : R/W |
| (1C22h) | VGRADSB[7:0] | 7:0 | Vertical gradually step of blu | ue color. |
| 11h | REG1C23 | 7:0 | Default : 0x00 | Access : R/W, DB |



| | ister (Bank = 1C) | | | |
|---------------------|-------------------|------------|---|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1C23h) | - | 7:2 | Reserved. | |
| | SUB0C | 1 | OSD sub window 0 color set 0: From OSD sub window 0 1: From attribute RAM. | |
| | SUB0E | 0 | Enable OSD sub window 0. 0: Disable. 1: Enable | 10° |
| 12h | REG1C24 | 7:0 | Default: 0x00 | Access: R/W, DB |
| (1C24h) | SUB0HST[7:0] | 7:0 | OSD sub window 0 horizont | al start position. |
| 12h | REG1C25 | 7:0 | Default: 0x00 | Access : R/W, DB |
| (1C25h) | SUB0HEND[7:0] | 7.0 | OSD sub window 0 horizont | al end position. |
| 13h | REG1C26 | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C26h) | - | 7:6 | Reserved. | |
| | SUB0VST[5:0] | 5:0 | OSD sub window 0 vertical | start position. |
| 13h (1C27h) | SUBOVEND | 7:0 | Default: 0x00 | Access : R/W, DB |
| | SUBOVEND[5:0] | 7:6 5:0 | Reserved. OSD sub windov 0 vertical | and position |
| 14h | REG1C28 | 7:0 | Default : 0x00 | Access : R/W |
| (1C28h) | FGCLR[3:0] | 7:4 | OSD sub window 0 foregrou 0000: Color index 0. 0001: Color index 1. | <u> </u> |
| 1 | | | 1110: Color index E. 1111: Color index F. | |
|)` (| BGCLR[3:0] | 30 | OSD sub window 0 backgro 0000: Color index 0. 0001: Color index 1. | und color select. |
| X | XO, | | 1110: Color index E. 1111: Color index F. | |
| 14h | REG1C29 | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C29h) | - | 7:2 | Reserved. | |
| | SUB1C | 1 | OSD sub window 1 color se | lect. |
| | SUB1E | 0 | Enable OSD sub window 1. | |
| 15h | REG1C2A | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C2Ah) | SUB1HST[7:0] | 7:0 | Sub window 1 horizontal sta | art position. |



| OSD Reg | ister (Bank = 1C) | | | |
|---------------------------|-----------------------|-------------------|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 15h | REG1C2B | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C2Bh) | SUB1HEND[7:0] | 7:0 | OSD sub window 1 hor | izontal end position. |
| 16h | REG1C2C | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C2Ch) | - | 7:6 | Reserved. | |
| | SUB1VST[5:0] | 5:0 | OSD sub window 1 ver | tical start position. |
| 16h | REG1C2D | 7:0 | Default: 0x00 | Access: R/W, DB |
| (1C2Dh) | - | 7:6 | Reserved. | |
| | SUB1VEND[5:0] | 5:0 | OSD sub window 1 ver | tical end position. |
| 17h | REG1C2E | 7:0 | Default : 0x00 | Access : R/W |
| (1C2Eh) | FGCLR[3:0] | 74 | SD sub window 1 fore | eground color select. |
| | | . () | 0000: Color index 0. | |
| | | | 0001: Color index 1. | |
| | | | 1111: Color index F. | |
| | BGCLR[3:0] | 3:0 | OSD sub window 1 bac | kground color select. |
| | | | 0000 Color index 0. | |
| | | 1 | 0001: Color index 1. | |
| | | <=X- | 1110: Color index E. | |
| | | | 1111: Color index F. | |
| 17h 🔺 | REG1C2F | 7:0 | Default : 0x00 | Access : R/W, DB |
| (1C2Fh) | - 17 | 7:2 | Reserved. | , , |
| | SUB2C | 1 | OSD sub window 2 colo | or select. |
| | SUB2E | 0 | Enable OSD sub windo | |
| 181 | REG1C30 | 7.0 | Default : 0x00 | Access : R/W, DB |
| (1C30h) | SUB2HST[7:0] | 7:0 | OSD sub window 2 hor | · · |
| 18h | REG1C31 | 7:0 | Default : 0x00 | Access : R/W, DB |
| (1C31h) | SUB2HEND[7:0] | 7:0 | OSD sub window 2 hor | |
| 19h | REG1C32 | 7:0 | Default : 0x00 | Access : R/W, DB |
| _ | | 7:6 | Reserved. | · · · |
| _ | - | , , , , , | | |
| _ | SUB2VST[5:0] | 5:0 | OSD sub window 2 ver | tical start position. |
| (1C32h) | SUB2VST[5:0] REG1C33 | | OSD sub window 2 ver Default: 0x00 | tical start position. Access: R/W, DB |
| (1C32h) 19h | | 5:0 | | · · |
| (1C32h) 19h (1C33h) | | 5:0 7:0 | Default : 0x00 | Access : R/W, DB |



| OSD Reg | ister (Bank = 1C) | | | |
|---------------------|-------------------|---|--|-------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1C34h) FGCLR | FGCLR[3:0] | 7:4 | OSD sub window 2 fore 0000: Color index 0. 0001: Color index 1 1111: Color index F. | eground color select. |
| | BGCLR[3:0] | 3:0 | OSD sub window 2 bac 0000: Color index 0. 0001: Color index 1. 1110: Color index E. | ckground color select. |
| LAh | REG1C35 | 7:0 | 1111: Color index F. Default: 0x00 | Access: R/W, DB |
| 1C35h) | - | 7:2 | Reserved. | Access, 19, 16, 06 |
| | SUB3C | 1 | OSD sub window 3 cold | or select. |
| | SUB3E | 0 | Enable OSD sub windo | |
| Bh | REG1C36 | 7:0 | Default . 0x00 | Access : R/W, DB |
| 1C36h) | SUB3HST[7:0] | 7:0 | OSD sub window 3 hor | izontal start position. |
| Bh | REG1C37 | 7:0 | Default : 0x00 | Access : R/W, DB |
| 1C37h) | SUB3HEND[7:0] | 7:0 | OSD sub windów 3 hor | izontal end position. |
| .Ch | REG1C38 | 7:0 | Default: 0x00 | Access: R/W, DB |
| 1C38h) | · / / | 7:6 | Reserved. | |
| | SUB3VST[5:0] | 5:0 | OSD sub window 3 ver | |
| Ch | REG1C39 | 7:0 | Default : 0x00 | Access: R/W, DB |
| (C39h) | - | 7:6 | Reserved. | |
| | OSDSUB3VEND[5:0] | 5.0 | OSD sub window 3 ver | |
| Dh | REG1C3A | 7:0 | Default : 0x00 | Access : R/W |
| 1C3Ah) [FGCLR[3:0] | 7:4 | OSD sub window 3 fore 0000: Color index 0. 0001: Color index 1 1111: Color index F. | eground color select. | |
| | BGCLR[3:0] | 3:0 | OSD sub window 3 bac 0000: Color index 0. 0001: Color index 1. 1110: Color index E. | ckground color select. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------|-------------|--|---|
| | | | 1111: Color index F. | |
| LDh | REG1C3B | 7:0 | Default: 0x00 | Access : R/W |
| (1C3Bh) | OHSPA2[7:0] | 7:0 | OSD window horizontal = OHSPA 2+ 1 (row). | I space start position 2 |
| LEh | REG1C3C | 7:0 | Default : 0x00 | Access : R/W |
| 1C3Ch) | - | 7:6 | Reserved. | |
| | OVSPA2[5:0] | 5:0 | OSD window vertical sp OVSPA 2+ 1 (column | |
| lEh | REG1C3D | 7:0 | Default : 0x00 | Access : R/W |
| (1C3Dh) | OSPW2[9:2] | 0.0 | OSD space width 2 = 2 | 2 * OSPW2 (pixel). |
| LFh | REG1C3E | 7:0 | Default : 0x00 | Access . R/W |
| 1C3Eh) | OSPH2[9:2] | /: 0 | OSD space height 2 = 1 | 2 * OSPH2 (pixel). |
| lFh | REG1C3F | 7:0 | Default : 0x00 | Access : R/W |
| 1C3Fh) | BREN | 7 | OSD brightness enable | |
| | DBRVAL[5:0] | 5:0 | OSD brightness direction. 0: Increase. 1: Decrease. OSD brightness value 4. | |
| 20h | - | 7:0 | Default: - | Access : - |
| 1C40h) | -) | 7:0 | Reserved. | |
| 0h | REG1C42 | 7:0 | Default: 0x1F | Access : R/W |
| | BLINKSPO[7:0] | 7:0 | OSD blink speed, the n | <u> </u> |
| 1h | REG1C43 | 7:0 | Default : 0x00 | Access : R/W |
| 1 C 42h) | SCRLSPD[7:0] | 70 | OSD Scroll function spe | eed, the numbers of VSYNC |
| 1h | SCRLLINE | 7:0 | Default : 0x00 | Access : R/W |
| 1C43h) | SCREN | 7 | OSD scroll function ena | able. |
| X | VSCR_FAST | 6 | Scroll at every VSYNC. | |
| | TRUC_EN | 5 | Truncate code/attribute | e enable. |
| | SCRLLINE | 4:0 | OSD scroll function, the scroll. | e numbers of scan lines per |
| 22h | REG1C44 | 7:0 | Default : | Access : R/W |
| 1C44h) | - | 7:6 | Reserved. | |
| | TEXIR[5:0] | 5:0 | Initial texture row num | ber. Hardware will after scrolling. Software m |



| Index | Mnemonic | Bit | Description | |
|------------|----------------------|-----|--|----------------------------------|
| (Absolute) | | | | |
| | | | clear this register after sused. | scrolling if texture function is |
| 22h | - | 7:0 | Default : - | Access : - |
| (1C45h) | - | 7:0 | Reserved. | |
| 23h | REG1C46 | 7:0 | Default : 0x10 | Access : R/W |
| (1C46h) | FONT_W | 7 | 0: Write font with width 1: Write font with width | |
| | FONT_H16 | 6 | Write font with heigh Write font with heigh | |
| | FNT_W16 | 5 | 6: Font width depends of 1: Force display font wi | |
| | FNT_W12 | | 0: Font width depends of 1: Force display ont wid | |
| FONT_H32 | | 3 | 0: Write font with heigh 1: Write font with heigh Do not simultaneously s | it 32. |
| | - | 2:0 | Reserved. | |
| 23h | REG1C47 | 7.0 | Default : 0x0F | Access : R/W |
| (1C47h) | | 7:4 | Reserved. | |
| | DEF_CH_W[3:0] | 3:0 | The real display font wi | dth of font width 16. |
| 24h | REG1C48 | 7:0 | Default : 0x08 | Access : R/W |
| 1C48h) | | 7:4 | Reserved. | |
| 1/4 | DEF_CH_H[3:0] | 3.0 | The display font Height (2*(DEF_CH_H +1)). | of display OSD |
| 24h | REG1C49 | 7.0 | Default : 0x31 | Access : R/W |
| 1C49h) | CA_TRC_NUM | 7:0 | Truncate number of 4k when 43h[5] is set. | code/attribute, only active |
| 25h | REG1C4A | 7:0 | Default : 0x00 | Access : R/W |
| 1C4Ah) | XU | 7:5 | Reserved. | |
| | DEF_TEX_LR[3:0] | 3:0 | When bank 0 REG 76h[7]=1, attribute bit[14 used to define OSD blending level. Then te color 4 high bits of 256 palette is defined he | |
| 25h | REG1C4B | 7:0 | Default : 0x00 | Access : R/W |
| (1C4Bh) | ITATLIC_RS_OFST[1:0] | 7:6 | OSD Italic right shift off 00: 1 pixel. 01: 2 pixels. | set. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------------------|-----|--|--------------|
| Absolutes | | | 10: 3 pixels. | |
| | | | 11: 4 pixels. | |
| | ITALIC_1 ST _LINE[1:0] | 5:4 | OSD Italic start scan lin | e. |
| | | | 00: 0 line. | |
| | | | 01: 1 lines. | |
| | | | 10: 2 lines 11: 3 lines. | X O |
| | ITALIC_LS_STEP[1:0] | 3:2 | OSD Italic left shift step | |
| | TIALIC_LS_STEF[1.0] | 3.2 | 00: 0.001 (pixel, binary | |
| | | | 01, 0.010 (pixel, binary | • |
| | | | 10: 0.011 (pixel, binary | |
| | | | 11: 0.100 (pixel binary | |
| | ITATLIC_EN | I I | OSD Italic function ena | |
| | ITALIC_FORCE | 0 | All mono character force | |
| 26h | REG1C4C | 7:0 | Default : 0x81 | Access : R/W |
| 1 | UN_LL | 7 | Under line at last line. | |
| | UN_LL2 | 6 | Under line at last 2 line | S. |
| | OSD_MUX_IP_DATA | | OSD MUX with IP data | path. |
| | | -1 | 0: Main window. | |
| | OCD NC CEL | | 1: Sub window. | |
| | OSD_IVS_SEL | 4 | OSD input VSYNC signates of the control of the cont | |
| | | | 1: VSYNC signal related | |
| | | 3.2 | Reserved. | |
| | OSD_EXT | | OSD 8bit -> 10 bit exte | end method. |
| | _ | | 0: extend 0. | |
| | | | 1: extend MSB. | |
| | - | 0 | Reserved. | |
| 26h ~ 27h | | 7:0 | Default : - | Access: - |
| 1C4Dh ~ lC4Eh) | | 7:0 | Reserved. | |
| | REG1C4F | 7:0 | Default : 0x00 | Access : R/W |
| 1C4Fh) | - | 7:3 | Reserved. | |
| | A DA453-03 | 2:0 | Alpha blending mode. | |
| | ABM[2:0] | 2.0 | , apria bierianing moder | |
| | ABM[2:0] | 2.0 | 000: No alpha blending 001: Background alpha | |



| OSD Regi | ster (Bank = 1C) | | | |
|---------------------|------------------|-----|-----------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 011: Color key alpha blendi | ng. |
| | | | 100: Not color key alpha bl | - |
| | | | 101: Entire OSD alpha blen | ding. |
| 201 | | | 11x: Reserved | |
| 28h (1C50h) | REG1C50 | 7:0 | Default : 0x00 | Access : I/W |
| | OSDCKEY1[7:0] | 7:0 | OSD color key 1 for 256-co | |
| 28h (1C51h) | REG1C51 | 7:0 | Default: 0x00 | Access : R/W |
| | OSDCKEY2[7:0] | 7:0 | OSD color key 2 for 256-co | T . |
| 29h (1C52h) | REG1C52 | 7:0 | Default : 0x00 | Access : R/W |
| | OSDCKEY3[7:0] | 0: | OSD color key 3 for 256-co | T . |
| 29h (1C53h) | REG1C53 | | Default : 0x00 | Access: R/W |
| | OSDCKEY4[7:0] | 7:0 | OSD color key 4 for 256-co | |
| 2Ah (1C54h) | REG1C54 | 7:0 | Default : 0x00 | Access : R/W |
| | OSDCKEY5[7:0] | 7:0 | OSD color key 5 for 256 co | T . |
| 2Ah (1C55h) | REG1C55 | | Default : 0x00 | Access : R/W |
| | OSDCKEY6[7:0] | 7:0 | OSD color key 6 for 256-co | |
| 2Bh | REG1056 | 7.0 | Default : 0x00 | Access : R/W |
| (1C56h) | OSDCKEY7[7:0] | 7:0 | OSD color key 7 for 256-co | • |
| 2Bh | REG1C57 | 7:0 | Default 0x00 | Access : R/W |
| (1C57h) | OSDCKEY8[7:0] | 7:0 | OSD color key 8 for 256-co | |
| 2Ch | REG1C58 | 7:0 | Default: 0x00 | Access : R/W |
| (1C58h) | OSDCKEY9[7.0] | 7:0 | OSD color key 9 for 256-co | lor palette. |
| 2Ch | REG1C59 | 7.0 | Default : 0x00 | Access : R/W |
| (1 0 59h) | OSDCKEY10[7:1)] | 7.0 | OSD color key 10 for 256-c | olor palette. |
| 2Dh | REG1C5A | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Ah) | OSDCKĚY11[7:0] | 7:0 | OSD color key 11 for 256-c | olor palette. |
| 2Dh | REG1C5B | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Bh) | OSDCKEY12[7:0] | 7:0 | OSD color key 12 for 256-c | olor palette. |
| 2Eh | REG1C5C | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Ch) | OSDCKEY13[7:0] | 7:0 | OSD color key 13 for 256-c | olor palette. |
| 2Eh | REG1C5D | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Dh) | OSDCKEY14[7:0] | 7:0 | OSD color key 14 for 256-c | olor palette. |
| 2Fh | REG1C5E | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Eh) | OSDCKEY15[7:0] | 7:0 | OSD color key 15 for 256-c | olor palette. |



| OSD Regi | ster (Bank = 1C) | | | |
|---------------------|------------------|-----|---|--------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 2Fh | REG1C5F | 7:0 | Default : 0x00 | Access : R/W |
| (1C5Fh) | OSDCKEY16[7:0] | 7:0 | OSD color key 16 for 256-co | olor palette. |
| 30h | REG1C60 | 7:0 | Default : 0x00 | Access : R/W |
| (1C60h) | OBC_DTATA[7:0] | 7:0 | OSD clear function data. | |
| 30h | REG1C61 | 7:0 | Default : 0x00 | Access: R/W |
| (1C61h) | OBC_DTATA[15:8] | 7:0 | Please see description of '10 | C60h'. |
| 31h | REG1C62 | 7:0 | Default: 0x00 | Access R/W, DB |
| (1C62h) | OBC_ADR[7:0] | 7:0 | OSD clear function start add | lress. |
| 31h | REG1C63 | 7:0 | Default : 0x00 | Access : R/W, DB |
| (1C63h) | OBC_ATR1_EN | Y | SD clear attribute1 enable | |
| | OBC_ATR0_EN | 6 | OSD clear attribute0 enable | |
| | OBC_CODE_EN | 5 | OSD clear code enable. | |
| | OBC_ADR[12:8] | 4:0 | Please see description of 10 | C62h'. |
| 32h | REG1C64 | 7:0 | Default ≠ 0x00 | Access : R/W, DB |
| (1C64h) | - | 7 | Reserved. | |
| | OBC_WIDTH | 7:0 | QSD clear function width. | |
| 32h | REG1C65 | 7:0 | Default : 0x00 | Access: R/W, DB |
| (1C65h) | OBC_OFFSET[7:0] | 7:0 | OSD clear function offset. | |
| 33h | OSPHW_LSB | 7:0 | Default : 0x00 | Access : R/W |
| (1C66h) | OSPH2[1:0] | 7:6 | See description for OSPH2. | |
| | OSPW2[1:0] | 5:4 | See description for OSPW2. | |
| | OSPH[1:0] | 3:2 | See description for OSPH. | |
| | OSPW[1:0] | 10 | See description for OSPW. | |
| 33 h | REG1C67 | 7:0 | Default : 0x00 | Access : R/W |
| (1C67h) | OBOT | 7 | OSD clear function trigger. trigger H/W to clear OSD blo period. H/W will set this bit block is cleared. | ock during VSYNC display |
| | OBC_HIGH | 6:0 | OSD clear function high. | |
| 34h ~ 38h | - | 7:0 | Default : - | Access : - |
| (1C68h ~ 1C70h) | - | 7:0 | Reserved. | |
| 38h | REG1C71 | 7:0 | Default : 0x10 | Access : R/W |
| (1C71h) | - | 7:5 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|----------------------|-------------------|------------|---|---|
| | TG_BIT | 4 | Test pattern resolution 0: 8 bits. 1: 10 bits. | |
| | - | 3 | Reserved. | |
| | NOISE_MD | 2:0 | | • |
| 89h | REG1C73 | 7:0 | Default : | Access : - |
| 1C73h) | - | 7:0 | Reserved. | |
| Ah | REG1C74 | 7:0 | Default : 0x08 | Access : R/W |
| 1C74h) | - | 7:0 | Reserved. | |
| Ah | - | 7:0 | Default : - | Access : - |
| 1C75h) | - | 7:0 | Reserved. | |
| Bh | REG1C76 | /:0 | Default : 0x00 | Access R/W |
| 1C76h) | BLEND_MD | 7 | OSD blend mode. | |
| | BLEND_POL | 6 | OSD blend polarity. | |
| | BLEND[5:0] | 5.0 | OSD blend value. | |
| (1C77h) ₋ | REG1C77 | 7:0 | Default : 0x20 | Access : RO, R/W |
| | - () | 7.2 | Reserved. | |
| | VERT_FLIP_EN | 1 | OSD vertical flip enable 0: Disable | |
| | TIME | | 1: Enable. Before setting this bit t 13h/14h VERT_FLIP co | o "1", firmware needs to set de base address. |
| 12 | FONT_SHRINK_EN | 0 | OSD font shrink enable | |
| 7 | | | 0: Disable. | |
| | | V | 1: Enable. | |
| Ch | REGIC78 | 7:0 | Default : 0x00 | Access: RO, R/W |
| 1C78h) | SHRINK_BG_EN | 7 | Font shrink back groun | d enable. |
| | ATR1_SRC_SEL | 6 | ATR1 source select. | |
| | | | 0: New ATR request. | _ |
| | ODG MARYNU | | 1: Original ATR request | τ. |
| | OBC_LOAD_INV | 5 | OBC load invert. 1: Means select start tr | igger invert |
| | OPC LOAD CELTION | 4.2 | | igger invert. |
| | OBC_LOAD_SEL[1:0] | 4:3 | OBC load select. 00: Select start trigger | from VS_PLS |
| | | | 01: Select start trigger | |
| | | | 10: Select start trigger | |



| OSD Regi | ister (Bank = 1C) | | | |
|---------------------|------------------------|-----|--|-----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 11: Select start trigger from | n CPURW_BLOCK_AREA. |
| | WP_FIFO_FULL | 2 | Write FIFO full (for differen needs to check this bit). 0: Not full. 1: Full. | t type writes, firmware |
| | WP_FIFO_EMPTY | 1 | Write FIFO empty (for differenceds to check this bit). 0: Not empty. 1: Empty. | erent type writes, firmware |
| | - | | Reserved. | A |
| 3Ch | REG1C79 | 7:0 | Default: 0x00 | Access : RO, R/W |
| (1C79h) | - | 7.3 | Reserved. | |
| | RP_BW_FAIL | 2 | OSD read path bandwidth fail. | |
| | RP_BW_FAIL_CLR | 1 | Clear OSD read path band | vidth fàil signal. |
| | OBC_FORCE_START | 0 | OBC force start. 1. OBC start trigger from S | /W OBCT enable. |
| 40h | REG1C80 | 7:0 | Default : 0x00 | Access : R/W |
| (1C80h) | WP_CODE_BASA DR[7:0] | 7.0 | OSD write path code base-a | address. |
| 40h | REG1C81 | 7:0 | Default : 0x00 | Access : R/W |
| (1C81h) | - 1 / - X | 7:4 | Reserved. | |
| | WP_CODE_BASADR[11:8] | 3:0 | Please see description of '1 | C80h'. |
| 41h | REG1C82 | 7:0 | Default : 0x00 | Access : R/W |
| (1C82h) | WP_ATTRI0_BASADR[7:0] | 7:0 | OSD write path attribute0 b | pase-address. |
| 41 | REG1C83 | 7:0 | Default : 0x00 | Access : R/W |
| (1 C 83h) | - 3 | 7.4 | Reserved. | |
| | WP_ATTRIO_BASADR[11:8] | 3:0 | Please see description of '1 | C82h'. |
| 42h | REG1C84 | 7:0 | Default : 0x00 | Access : R/W |
| (1C84h) | WP_ATTRI1_BASADRI7:0 | 7:0 | OSD write path attribute1 b | pase-address. |
| 42h | REG1C85 | 7:0 | Default : 0x00 | Access : R/W |
| (1C85h) | - () | 7:4 | Reserved. | |
| | WP_ATTRI1_BASADR[11:8] | 3:0 | Please see description of '1 | C84h'. |
| 43h | REG1C86 | 7:0 | Default : 0x00 | Access : R/W |
| (1C86h) | WP_TEX_GRP_BASADR[7:0] | 7:0 | OSD write path texture gro | up base-address. |
| 43h | REG1C87 | 7:0 | Default : 0x00 | Access : R/W |



| Index | ister (Bank = 1C) Mnemonic | Bit | Description | |
|-----------------|-----------------------------|-----|------------------------------|-----------------------------|
| (Absolute) | | BIL | Description | |
| 1C87h) | - | 7:4 | Reserved. | |
| | WP_TEX_GRP_BASADR[11:8] | 3:0 | Please see description of '1 | LC86h'. |
| l4h | REG1C88 | 7:0 | Default: 0x00 | Access : R/W |
| 1C88h) | WP_FONT1BP_BASADR[7:0] | 7:0 | OSD write path 1bp font b | ase-address. |
| 4h | REG1C89 | 7:0 | Default : 0x00 | Access R/W |
| 1C89h) | - | 7:4 | Reserved. | |
| | WP_FONT1BP_BASADR[11:8] | 3:0 | Please see description of '1 | LC88h'. |
| 5h | REG1C8A | 7:0 | Default: 0x00 | Access : R/W |
| 1C8Ah) | WP_FONT2BP_BASADR[7:0] | 7:0 | OSD write path 2bp font b | ase-address. |
| 5h | REG1C8B | 7.0 | Default: 0x00 | Access : R/W |
| 1C8Bh) | | 7.4 | Reserved. | |
| | WP_FONT2BP_BASADR[118] | 3:0 | Please see description of '1 | LC8Ah'. |
| 6h | REG1C8C | 7:0 | Default : 0x00 | Access : R/W |
| 1C8Ch) | WP_FONT4BP_BASADR[7:0] | 7:0 | OSD write path 4bp font b | ase-ad <mark>d</mark> ress. |
| 16h (1C8Dh) | REG1C8D | 7:0 | Default : 0x00 | Access : R/W |
| | - 7 | 7:4 | Reserved. | |
| | WP_FONT4BP_BASADR[11:8] | 3:0 | Please see description of '1 | LC8Ch'. |
| 7h | REG1C8E | 7:0 | Default: 0x00 | Access : R/W |
| 1C8Eh) | WP_FONT8BP_BASADR[7:0] | 7:0 | OSD write path 8bp font b | ase-address. |
| 7h | REG1C8F | 7:0 | Default : 0x00 | Access : R/W |
| LC8Fh) | | 7:4 | Reserved. | |
| 7. | WP_FONT8EP_BASADR[11:8] | 3:0 | Please see description of '1 | LC8Eh'. |
| .8h | REG1C90 | 7.0 | Default : 0x00 | Access : R/W |
| 1C90h) | RP_CODE_BASADR[7:0] | 7:0 | OSD read path code base- | address. |
| 8h 🎤 🌓 | REG1C91 | 7:0 | Default : 0x00 | Access : R/W |
| 1C91) (| | 7:4 | Reserved. | |
| | RP_CODE_BASADR[11:8] | 3:0 | Please see description of '1 | LC90h'. |
| 9h | REG1C92 | 7:0 | Default : 0x00 | Access : R/W |
| 1C92h) | RP_ATTRIO_BASADR[7:0] | 7:0 | OSD read path attribute0 b | pase-address. |
| 9h | REG1C93 | 7:0 | Default : 0x00 | Access : R/W |
| 1C93h) | - | 7:4 | Reserved. | |
| | RP_ATTRI0_BASADR[11:8] | 3:0 | Please see description of '1 | LC92h'. |
| IAh | REG1C94 | 7:0 | Default : 0x00 | Access : R/W |



| OSD Regi | ister (Bank = 1C) | | | |
|---------------------|-------------------------|-----|-----------------------------|-------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1C94h) | RP_ATTRI1_BASADR[7:0] | 7:0 | OSD read path attribute1 | base-address. |
| 4Ah | REG1C95 | 7:0 | Default : 0x00 | Access: R/W |
| (1C95h) | - | 7:4 | Reserved. | |
| | RP_ATTRI1_BASADR[11:8] | 3:0 | Please see description of ' | 1C94h'. |
| 4Bh | REG1C96 | 7:0 | Default : 0x00 | Access > R/W |
| (1C96h) | RP_TEX_GRP_BASADR[7:0] | 7:0 | OSD read path texture gro | oup base-address. |
| 4Bh | REG1C97 | 7:0 | Default: 0x00 | Access : R/W |
| (1C97h) | - | 7:4 | Reserved. | |
| | RP_TEX_GRP_BASADR[11:8] | 3:0 | Please see description of ' | 1C96h'. |
| 4Ch | REG1C98 | 7:0 | Default : 0x00 | Access : R/W |
| (1C98h) | RP_FONT1BP_BASADR[7:0] | 7:0 | OSD read path 1bp font b | ase-address. |
| 4Ch | REG1C99 | 7:0 | Default : 0x00 | Access: R/W |
| (1C99h) | - | 7:4 | Reserved. | |
| | RP_FONT1BP_BASADR[11:8] | 3:0 | Please see description of ' | 1C98h' |
| 4Dh | REG1C9A | 7:0 | Default : 0x00 | Access : R/W |
| (1C9Ah) | RP_FONT2BP_BASADR[7:0] | 7:0 | OSD read path 2bp font b | ase-address. |
| 4Dh | REG1C9B | 7:0 | Default : 0x00 | Access : R/W |
| (1C9Bh) | | 7:4 | Reserved. | |
| | RP_FONT2BP_BASADR[11.8] | 3:0 | Please see description of ' | 1C9Ah'. |
| 4Eh | REG1C9C | 7:0 | Default 0x00 | Access : R/W |
| (1C9Ch) | RP_FONT4BP_BASADR[7:0] | 7:0 | OSD read path 4bp font b | ase-address. |
| 4Eh | REG1C9D | 7:0 | Default : 0x00 | Access : R/W |
| (1 C 9Dh) | - % | 7.4 | Reserved. | |
| | RP_FONT4BP_BASADR[11:8] | 3:0 | Please see description of ' | 1C9Ch'. |
| 4Fh | REG1C9E | 7:0 | Default : 0x00 | Access : R/W |
| (1C9Eh) | RP_FONT8BP_BASADR[7:0] | 7:0 | OSD read path 8bp font b | ase-address. |
| 4Fh | REG1C9F | 7:0 | Default : 0x00 | Access : R/W |
| (1C9Fh) | - | 7:4 | Reserved. | |
| | RP_FONT8BP_BASADR[11:8] | 3:0 | Please see description of ' | 1C9Eh'. |
| 60h | REG1CC0 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC0h) | TOTAL_TEX_GRP0[7:0] | 7:0 | OSD texture group 0. | • |
| 60h | REG1CC1 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC1h) | TOTAL_TEX_GRP0[15:8] | 7:0 | Please see description of ' | 1CC0h'. |



| OSD Regi | ster (Bank = 1C) | | | |
|---------------------|----------------------|-----|------------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 61h | REG1CC2 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC2h) | TOTAL_TEX_GRP1[7:0] | 7:0 | OSD texture group 1. | |
| 61h | REG1CC3 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC3h) | TOTAL_TEX_GRP1[15:8] | 7:0 | Please see description of '1 | CC2h'. |
| 62h | REG1CC4 | 7:0 | Default : 0x00 | Access R/W |
| (1CC4h) | TOTAL_TEX_GRP2[7:0] | 7:0 | OSD texture group 2. | |
| 62h | REG1CC5 | 7:0 | Default: 0x00 | Access : R/W |
| (1CC5h) | TOTAL_TEX_GRP2[15:8] | 7:0 | Please see description of '1 | CC4h'. |
| 63h | REG1CC6 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC6h) | TOTAL_TEX_GRP3[7:0] | 7:0 | OSD texture group 3. | |
| 63h | REG1CC7 | 7.0 | Default : 0x00 | Access: R/W |
| (1CC7h) | TOTAL_TEX_GRP3[15:8] | 7:0 | Please see description of '1 | CC6h'. |
| 64h | REG1CC8 | 7:0 | Default : 0x00 | Access : R/W |
| (1CC8h) | TOTAL_TEX_GRP4[7:0] | 7:0 | OSD texture group 4. | <u> </u> |
| 64h | REG1CC9 | 7:0 | Default: 0x00 | Access : R/W |
| (1CC9h) | TOTAL_TEX_GRP4[15:8] | 7:0 | Rease see description of '1 | CC8h'. |
| 65h | REG1CCA | 7:0 | Default : 0x00 | Access : R/W |
| (1CCAh) | TOTAL_TEX_GRP5[7:0] | 7:0 | OSD texture group 5. | |
| 65h | REG1CCB | 7:0 | Default : 0x00 | Access : R/W |
| (1CCBh) | TOTAL_TEX_GRP5[15:8] | 7:0 | Please see description of '1 | CCAh'. |
| 66h | REG1CCZ | 7:0 | Default : 0x00 | Access : R/W |
| (1CCCh) | TOTAL_TEX_GRP6[7:0] | 7:0 | OSD texture group 6. | Ι |
| 66 (CDL) | REG1CCD | 7.0 | Default : 0x00 | Access : R/W |
| (1CCDh) | TOTAL_TEX_GRP6[15:8] | 7:0 | Please see description of '1 | |
| 67h | REG1CCE | 7:0 | Default : 0x00 | Access : R/W |
| (1CCEh) | TOTAL_TEX_GRP7[7.0] | 7:0 | OSD texture group 7. | T |
| 67h | REG1CCF | 7:0 | Default : 0x00 | Access : R/W |
| (1CCFh) | TOTAL_TEX_GRP7[15.8] | 7:0 | Please see description of '1 | |
| 68h | REG1CD0 | 7:0 | Default : 0x00 | Access : R/W |
| (1CD0h) | TOTAL_TEX_GRP8[7:0] | 7:0 | OSD texture group 8. | I |
| 68h | REG1CD1 | 7:0 | Default : 0x00 | Access : R/W |
| (1CD1h) | TOTAL_TEX_GRP8[15:8] | 7:0 | Please see description of '1 | CD0h'. |
| 69h | REG1CD2 | 7:0 | Default : 0x00 | Access : R/W |



| OSD Regi | ister (Bank = 1C) | | | |
|---------------------|------------------------|-----|--|-----------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1CD2h) | TOTAL_TEX_GRP9[7:0] | 7:0 | OSD texture group 9. | |
| 69h | REG1CD3 | 7:0 | Default: 0x00 | Access : R/W |
| (1CD3h) | TOTAL_TEX_GRP9[15:8] | 7:0 | Please see description of '1 | CD2h'. |
| 6Ah | REG1CD4 | 7:0 | Default : 0x00 | Access : R/W |
| (1CD4h) | TOTAL_TEX_GRP10[7:0] | 7:0 | OSD texture group 10. | |
| 6Ah | REG1CD5 | 7:0 | Default: 0x00 | Access: R/W |
| (1CD5h) | TOTAL_TEX_GRP10[15:8] | 7:0 | Please see description of '1 | LCD4h'. |
| 6Bh | REG1CD6 | 7:0 | Default: 0x00 | Access: R/W |
| (1CD6h) | TOTAL_TEX_GRP11[7:0] | 7:0 | OSD texture group 11. | • |
| 6Bh | REG1CD7 | 7:0 | Default: 0x00 | Access : R/W |
| (1CD7h) | TOTAL_TEX_GRP11[15:8] | 7:0 | Please see description of '1 | LCD6h'. |
| 6Ch | REG1CD8 | 7:0 | Default: 0x00 | Access: R/W |
| (1CD8h) | TOTAL_TEX_GRP12[7:0] | 7:0 | OSD texture group 12. | |
| 6Ch | REG1CD9 | 7:0 | Default ≠0x00 | Access : R/W |
| (1CD9h) | TOTAL_TEX_GRF 12[15.8] | 7:0 | Please see description of '1 | .CD8h'. |
| 6Dh | REG1CDA | 7:0 | Default : 0x00 | Access: R/W |
| (1CDAh) | TOTAL_TEX_GRP13[7:0] | 7:0 | OSD texture group 13 | |
| 6Dh | REG1CDB | 7:0 | Default: 0x00 | Access: R/W |
| (1CDBh) | TOTAL_TEX_GRP13[15:8] | 7:0 | Please see description of '1 | CDAh'. |
| 6Eh | REG1CDC | 7:0 | Default 0x00 | Access: R/W |
| (1CDCh) | TOTAL_TEX_GRP1 [7:0] | 7:0 | OSD texture group 14. | |
| 6Eh | REG1CDD | 7:0 | Default: 0x00 | Access: R/W |
| (1CDDh) | TOTAL_TEX_GRP14[15:8] | 7.0 | Please see description of '1 | CDCh'. |
| 6Fh | REG1CDE | 7:0 | Default: 0x00 | Access : R/W |
| (1CDEh) | TOTAL_TEX_GRP15[7:0] | 7:0 | OSD texture group 15. | |
| 6Fh | REG1CDF | 7:0 | Default : 0x00 | Access : R/W |
| (1CDFh) | TOTAL_TEX_GRP15[15:8] | 7:0 | Please see description of '1 | CDEh'. |
| 70h | REG1CE0 | 7:0 | Default : 0x00 | Access : R/W |
| (1CE0h) | TEX32 | 7 | Texture 32 enable. | |
| | TEX_EN | 6 | OSD read path texture and request. | I font share the same |
| | FRAME_START_SEL | 5 | Select frame start signal so 0: By HW. 1: By SW. | ource. |



| OSD Regi | ster (Bank = 1C) | | | |
|---------------------|-------------------------------|----------|---|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | FRAME_START | 4 | Generate frame start signal | l by SW. |
| | DRAM_BUS | 3 | Dram bus width. 0: Means dram bus width is 1: No-use. | s 16 bits. |
| | DRAM_4BA | 2 | Dram bank bits 0: Means DRAM has 1 bits 1: Means 2 bits banks. | banks. |
| | DRAM_9COL | 1 | DRAM column bits. 0: Means dram has 8 bits c 1: Means 9 bits columns. | columns. |
| | DRAM_10COL | V | DRAM column bits. • 1: 10-bit columns. | |
| 70h | REG1CE1 | :0 | Default : 0x30 | Access R/W |
| (1CE1h) | - | 7:6 | Reserved. | |
| | FWRESETZ_RP | 5 | OSD read path SW reset. | |
| | FWRESETZ_WP | 4 | OSD write path SW reset. | |
| . (| OSD_SEL[1:0] | 3:2 | OSD select. 00: OSD port0 select OSD2 01: OSD port0 select OSD1 10: OSD port0 select OSD2 11: OSD port0 select OSD1 | , OSD port1 select OSD1. , OSD port1 select OSD2. |
| | OSD_RP_PRI | 1 | 1 means OSD2MI_RRDY ha | as higher priority. |
| | | 0 | Reserved. | |
| 71 h | REG1CE2 | 7:0 | Default : - | Access : RO |
| (1CE2h) | BIST_FAIL_TEX_SRAM_32X64_1 | / | Texture SRAM32x64_1 BIS | T fail status. |
| | BIST_FAIL_TEX_SRAM_32X64_0 | 6 | Texture SRAM32x64_0 BIS | T fail status. |
| | BIST_FAIL_ATRIO_SRAM_24X128_1 | 5 | Attribute0 SRAM24x128_1 | BIST fail status. |
| X | BIS7_FAIL_ATRI0_SRAM_24X128_0 | 4 | Attribute0 SRAM24x128_0 | BIST fail status. |
| | BIST_FAIL_FONT_SRAM_96X128_1 | 3 | Font SRAM96x128_1 BIST | fail status. |
| | BIST_FAIL_FONT_SRAM_96X128_0 | 2 | Font SRAM96x128_0 BIST | fail status. |
| | BIST_FAIL_CODE_SRAM_24X64_1 | 1 | Code SRAM24x64_1 BIST f | ail status. |
| | BIST_FAIL_CODE_SRAM_24X64_0 | 0 | Code SRAM24x64_0 BIST f | ail status. |
| 71h | REG1CE3 | 7:0 | Default : - | Access : RO |
| (1CE3h) | - | 7:5 | Reserved. | |
| | BIST_FAIL_CPRAM | 4 | CPRAM BIST fail status. | |



| OSD Reg | ister (Bank = 1C) | | |
|---------------------|---------------------------|-------------|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | BIST_FAIL_FP_SRAM_96X8_1 | 3 | FP SRAM96x8_1 BIST fail status. |
| | BIST_FAIL_FP_SRAM_96X8_0 | 2 | FP SRAM96x8_0 BIST fail status. |
| | BIST_FAIL_SC_SRAM_96X16_1 | 1 | SC SRAM96x16_1 BIST fail status. |
| | BIST_FAIL_SC_SRAM_96X16_0 | 0 | SC SRAM96x16_0 BIST fail status. |
| 72h | REG1CE4 | 7:0 | Default: 0x00 Access R (W |
| (1CE4h) | OSD1_HWCSR_EN | 7 | 1: Hardware cursor to show on OSD1. |
| | OSD2_HWCSR_EN | 6 | 1: Hardware cursor to show on OSD2 |
| | BW_IMPROVE | 5 | : OSL read path has more bandwidth tolerance. |
| | OSD2MI_WPTY | 4 | 1: OSD2MI_WRDY has higher priority. |
| | HWCSR_LASTLINE | 3 | Set as "0" if HWCSR_Y_POS = 0; else, set as "1". |
| | SHRINK MODE_AREA_A | 1.0 | 00: Shrink LEFT_MODE for area A. 01: Shrink RIGHT_MODE for area A. 10: Reserved. 11: Shrink MID mode for area A. |
| | | 0 | Reserved. |
| 72h (1CE5h) | REG1CE5 | 7:0 | Default : 0x00 Access : R/W |
| | - | 7:4 | Reserved. |
| | 00FFS[7] | 3 | Please see description of '1C12h'. |
| | GOP_PAL_SEL | 2 | 0: Use OSD1 palette SRAM. |
| | ODD DW AFI | _ | 1. Use GOP palette SRAM. |
| | OSD_8BP_PAL_SEL | 1 | OSD 8bp palette select. 0: Use OSD1 palette. |
| 13 | | | 1: Use OSD2 palette. |
| | - | 70 | Reserved. |
| 73h | REGICE6 | 7 :0 | Default: 0x00 Access: R/W |
| (1CE6h) | OSD_MIR_EN | 7 | OSD mirror enable. 0: Disable. 1: Enable. |
| | . X | 6 | Reserved. |
| | - | 5 | Reserved. |
| | PAL_DMA_EN | 4 | Palette DMA mode enable. 0: Disable. 1: Enable. |
| | CA8K_MODE_EN | 3 | Code/attribute 8k mode enable. 0: Disable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|----------------------|----------|--|----------------|
| | | | 1: Enable. | |
| | SHRINK_MIX_EN | 2 | Shrink mix mode enable. 0: Disable. 1: Enable. | |
| | SHRINK MODE_AREA_B | 1:0 | 00: Shrink_LEFT_MODE for 01: Skrink_RIGHT_MODE 10: Reserved. 11: Shrink_MID mode for a | for area B. |
| 73h | REG1CE7 | 7:0 | Default : 0x00 | Access : R/W |
| (1CE7h) | - CCD OUT DODT CELES | 6.4 | Reserved. Reserved. | + OCD1 |
| | OSD_OUT_PORT_SEL[3] | | 0: OSD2 output port select 1: OSD2 output port select | |
| | OSD_OUT_PORT_SEL[2] | 2 | 0: OSD1 output port select 1: OSD1 output port select | OSD1. |
| | | 0 | Reserved. | |
| 78h | REG1CE0 | 7.0 | Default : 0x00 | Access : R/W |
| (1CF0h) | HWCSR_V_DUP | 7:6 | Vertical size up 00: x1. 01: x2. 10: x3. 11: x4. | , |
| 13 | HWCSR_H_SUP | 5:4 | Horizontal size up. | |
|)` (| 13 | D | 00: x1. 01: x2. 10: x3. 11: x4. | |
| X | HC_PRI | 3 | 1: HC2MI_RRDY to has high | gher priority. |
| | HWCSR_BIT | 2 | Hardware cursor. 0: 2bp. 1: 4bp. | |
| | HWCSR_SIZE | 1 | Hardware cursor size. 0: 32x32. 1: 64x64. | |
| | HWCSR_EN | 0 | Hardware cursor enable. | |
| 78h | REG1CF1 | 7:0 | Default : 0x00 | Access : R/W |



| OSD Regi | ister (Bank = 1C) | | | |
|---------------------|-----------------------|-----|--|------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1CF1h) | - | 7:6 | Reserved. | |
| | HWCSR_COLOR_OFST[5:0] | 5:0 | HWCSR_COLOR_OFFSET, HWCSR is HWCSR_COLOI HWCSR_BIT[10], for 4bp case, the 8bp HW HWCSR_COLOR_OFFSET[| R_OFFSET[5:0], /CSR is |
| 79h | REG1CF2 | 7:0 | Default 0x00 | Access : R/W |
| (1CF2h) | HWCSR_HST[7:0] | 7:0 | Hardware cursor horizont | al start position. |
| 79h | REG1CF3 | 7:0 | Default: 0x00 | Access : R/W |
| (1CF3h) | - | 7:4 | Reserved. | |
| | HWCSR_HST[11:8] | 3.0 | Please see description of | 1CF2h'. |
| 7Ah | REG1CF4 | 7:0 | Default : 0x00 | Access : R/W |
| (1CF4h) | HWCSR_VST[7:0] | 7:0 | Hardware cursor vertical s | start position. |
| 7Ah | REG1CF5 | 7:0 | Default: 0x00 | Access R/W |
| (1CF5h) | | 7:4 | Reserved. | |
| | HWCSR_VST[11:8] | 3:0 | Please see description of | '1CF4h'. |
| 7Bh | REG1CF6 | 7:0 | Default : 0x00 | Access : R/W |
| (1CF6h) | HWCSR_BASADR[7:0] | 7:0 | The base-address for read cursor. | ding out the hardware |
| 7Bh | REG1CF7 | 7:0 | Default : 0x00 | Access : R/W |
| (1CF7h) | HWESR_BASADR[15:8] | 7:0 | Please see description of | '1CF6h'. |



CHIPTOP Register (Bank = 1E)

| | Register (Bank = 1E) | | |
|---------------------|-----------------------------|--------------------|--|
| | I | | <u> </u> |
| Index (Absolute) | Mnemonic | Bit | Description |
| 00h | REG1E00 | 7:0 | Default : 0x00 Access : R/W |
| (1E00h) | CHIP_CONFIG_OVERWRITE[7: 0] | 7:0 | Chip configuration overwrite. [0]: SEL_SBUS_OVEN. [1]: SEL_SBUS_OV. [2]: SEL_DBUS_OVEN. [3]: SEL_DBUS_OV. Others: Reserved. |
| 00h | REG1E01 | 7:0 | Default: 0x00 Access: R/W |
| (1E01h) | CHIP_CONFIG_OVERWRITE[15:8] | 7:0 | See description of '1E00h'. |
| 01h | REG1E02 | 7:0 | Default : 0x00 Access : R/W |
| (1E02h) | UTMI_MODE | 7 | Enable power down crystal (REV_C ECO) for test machine. |
| | - | 6:1 | Reserved. |
| | FORCE_MODPAD | 0 | Force all MOD pads controlled by PAD_TOP, mainly for test mode. |
| 01h | REG1E03 | 7:0 | Default: 0x00 Access: R/W |
| (1E03h) | SBSETL | 7 | Series bus pads set low |
| | SBSETH | 6 | Series bus pads set high. |
| | SETL | 5 | Digital pads set low. |
| | SETH | 4 | Digital pads set high. |
| M | - (//) | 3 | Reserved. |
| | UART_RX_ENABLE | 2 | 1 Enable UARTO RX. |
| | | | 0: Disable UARTO RX. |
| 02h | DECTEON. | 1:0 7:0 | Reserved. |
| 02h (1E04h) | REG1E04 TEST_OUT_MODE[1:0] | 7: 0 7:6 | Default : 0x00 Access : R/W |
| | ILDI_UUI_INUDE[J.0] | 7.0 | PAD_SAR[3:0] control. [0]: |
| | | | 0: Controlled by PAD_TOP. |
| | | | 1: Controlled by SAR_TOP. |
| | OCC MODEL OF | F . | [1]: Reserved. |
| | OSC_MODE[1:0] | 5:4 | Delay chain mode. 0: Low IR drop. |
| | | | 1: Whole chip. |
| | | | 2: High IR drop. |
| | | | 3: Audio DSP. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|--|--|
| - | CARD_MS[1:0] | 3:0 | Reserved. | |
| 02h | REG1E05 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (1E05h) | - | 7:6 | Reserved. | • |
| | GP_DDCR_CK_IN | 5 | C read back when PAD | DDCROM_CLK is used as GPIO. |
| | GP_DDCR_DA_IN | 4 | C read back when PAD | DDCROM_DAT is used as GPIO. |
| | GP_DDCR_CK_OEN | 3 | OEN control when PAD | D_DDCROM_CLK is used as GPIO. |
| | GP_DDCR_CK_OUT | 2 | I control when PAD_DI | DCROM_CLK is used as GPIO. |
| | GP_DDCR_DA_OEN | 1 | OEN control when PAD | D_DDCROM_DAT is used as GPIO. |
| | GP_DDCR_DA_OUT | _0 | I control when PAD_DI | DCROM_DAT is used as GPIO. |
|)3h | REG1E06 | 7:0 | Default : 0x00 | Access : R/W |
| (1E06h) | HOTPLUG | 7 | REV_D ECO (enable di | ous pad switch to TEST_OUT) |
| | ТСОМ | 6 | 0: Disable. | |
| | | | 1: Specify PAD_GPIOB | as TCON function. |
| | SPI_PAD[5:0] | 5:0 | SPI pads control regist | ers. |
| | | | PAD_SPI_CK/ CO: SPI_ | - |
| | | | PAD_SPI_CK/ C1: SPI PAD_SPI_CZ / C0: SPI | and the second s |
| | | X=X | PAD_SPI_CZ / C1: SPI | |
| | | | PAD_SPI_DI / C0: SPI | |
| | | | PAD_SPI_DI / C1: SPI | _PAD[5]. |
|)3h | REG1E07 | 7:0 | Default 0xF0 | Access: R/W |
| 1E07h) | PWM_OEN[3:0] | 7:4 | Output Enable Bar of F | • |
| | INV. | | Should be set to input CHIP_CONFIG while re | when initialized to capture |
| | | 3.2 | Reserved. | :set. |
| | DDCROM_GPIO | 32 | 0: Disable. | |
| | DDCROM_GPIO | 1 | | OM_XX as GPIO function. |
| X | DDCROM_EN | 0 | 0: Disable. | 51 1_5 00 do 61 10 Turiculorii |
| | XV | | | OM_XX as DDCROM function. |
| 04h | REG1E09 | 7:0 | Default : 0x00 | Access : R/W |
| 1E09h) | IIC_MST[3:0] | 7:4 | Specify 2 pads as IIC r | master function. |
| | | | 0: Disable. | |
| | | | Others: See GPIO table | e |
| | GPIO_8051[1:0] | 3:2 | Specify 4 pads as GPIC | D_8051 function. |
| | | | 0: Disable. | |



| CHIPTOP | Register (Bank = 1E) | | |
|---------------------|-------------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 2: PAD_PWM[1:0] + PAD_DDCROM*. 3: PAD_GPIOM[3:0]. |
| | GPIO_AU[1:0] | 1:0 | Specify 4 pads as GPIO_AUDIO function. 0: Disable. 1: PAD_GPIOD[3:0]. 2: PAD_ICLK + PAD_DI[2:0]. 3: PAD_DI[7:4]. |
| 05h | REG1E0A | 7:0 | Default: 0x00 Access R/W |
| (1E0Ah) | - | 7 | Reserved. |
| | BT656_OUT[2:0] | 6:4 | Specify 8 pads as BT656 out function. O: Disable. Others: See GPIO table. |
| | BT656_10BIT | 3 | Specify 2 pads as BT656[9:8] function (for testing purpose). 0. Disable. 1: PAD_LHSYNC for BT656[8]. PAD_LVSYNC for BT656[9]. |
| | BT656_IN[2:0] | 20 | Specify 8 pads as BT656[7:0] function. 0: Disable. Others: See GPIO table. |
| 05h | REG1E0B | 7:0 | Default : 0x00 Access : R/W |
| (1E0Bh) | ─ . ' / ' | 7 | Reserved. |
| 11 | UART1[2:0] | 6:4 | Specify 2 pads as UART1 function. O: Disable. Others: See GPIO table. |
| | UART0[3:0] | 30 | Specify 2 pads as UARTO function. 0: Disable. Others: See GPIO table. |
| 06h | REG1E0C | 7:0 | Default: 0x00 Access: R/W |
| (1E0Ch) | I2S_OUT1[3:0] | 7:4 | Specify 4 pads as I2S out1 function. 0: Disable. Others: See GPIO table. |
| | I2S_IN[3 0] | 3:0 | Specify 3 pads as I2S in function. 0: Disable. Others: See GPIO table. |
| 06h | REG1E0D | 7:0 | Default: 0x00 Access: R/W |
| (1E0Dh) | - | 7:5 | Reserved. |



| CHIPTOP | Register (Bank = 1E) | | |
|---------------------|----------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | - | 4 | Reserved. |
| | I2S_MUTE[3:0] | 3:0 | Specify 1 pad as I2S mute function. 0: Disable. Others: See GPIO table. |
| 07h | REG1E0E | 7:0 | Default : 0x00 Access : R/W |
| (1E0Eh) | GPIO_A | 7 | 0: Disable. 1: Specify PAD_ICLK + PAD_DI[X:0] as GPIOA. |
| | - | 6:4 | Reserved. |
| | HDMI_CEC[3:0] | 3:0 | Specify 1 pad as HDMI_CEC function. Or Disable. Others: See GPIO table. |
| 07h | REG1E0F | 7:0 | Default : 0x00 Access : R/W |
| (1E0Fh) | GPIO_T[1:0] | ₹:6 | 0: Disable. 1: Specify PAD_GPIOT[3:0] as GPIOT. |
| _ | GPIO_R | 5 | 0: Disable. 1: Specify PAD_GPIOR[10:0] as GPIOR. |
| | GPIO_M | 4 | Dbus pads set low (REV ECO). |
| | GPIO_L | 3 | 0: Disable. 1: Specify PAD GPIO [4:0] as GPIOL. |
| | GPIO_H GPIO_D | 2 | Dbus pads set high (REV_C ECO). 0: Disable. |
| _ // | | | 1: Specify PAD_GPIOD[18:0] as GPIOD. |
| 11 | GPIO_B | 0 | 0: Disable. 1. Specify PAD_GPIOB[13:0] as GPIOB. |
| 08h | REG1E10 | 7.0 | Default : 0x00 Access : R/W |
| (1E10h) | GPIOA_OUT[7:0] | 7.0 | I control when specifying PAD_ICLK + PAD_DI[7:0] as GPIOA. |
| 08h | REG1E11 | 7:0 | Default : 0x00 Access : R/W |
| (1E11h) | GPIOL_OUT[4.0] | 7:3 | I control when specifying PAD_GPIOL[4:0] as GPIOL. |
| | GPIOA_OUT[10:8] | 2:0 | See description of '1E10h'. |
| 09h | REG1E12 | 7:0 | Default : 0x00 Access : R/W |
| (1E12h) | GPIOA_OEN[7:0] | 7:0 | OEN control when specifying PAD_ICLK + PAD_DI[7:0] as GPIOA. |
| 09h | REG1E13 | 7:0 | Default : 0xF8 Access : R/W |
| (1E13h) | GPIOL_OEN[4:0] | 7:3 | OEN control when specifying PAD_GPIOL[4:0] as GPIOL. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|------------------|-----|--------------------------------|-----------------------------------|
| | GPIOA_OEN[10:8] | 2:0 | See description of '1E | 12h'. |
| 0Ah | REG1E14 | 7:0 | Default : 0x00 | Access : R/W |
| (1E14h) | GPIOB_OUT[7:0] | 7:0 | I control when specify | ying PAD_GPIOB[15:0] as GPIOB. |
| 0Ah | REG1E15 | 7:0 | Default : 0x00 | Access : R/W |
| (1E15h) | GPIOB_OUT[15:8] | 7:0 | See description of 11 | 14h'. |
| 0Bh | REG1E16 | 7:0 | Default: 0xFF | Access : R/W |
| (1E16h) | GPIOB_OEN[7:0] | 7:0 | OEN control when spe | ecifying PAD_GPIOB[15:0] as GPIOB |
| 0Bh | REG1E17 | 7:0 | Default: 0xFF | Access : R/W |
| (1E17h) | GPIOB_OEN[15:8] | 7:0 | See description of '1E | 16h'. |
| 0Ch | REG1E18 | 7:0 | Default : 0x00 | Access : R/W |
| (1E18h) | GPIOD_OUT[7:0] | 7:0 | I control when specif | ving PAD_GPIOD[18:0] as GPIOD. |
| 0Ch | REG1E19 | 7:0 | Default : 0x00 | Access AR/W |
| (1E19h) | GPIOD_OUT[15:8] | 7:0 | See description of '1E | 18h'. |
| 0Dh | REG1E1A | 7:0 | Default: 0x00 | Access : R/W |
| (1E1Ah) | GPIOM_OUT[3:0] | 7:4 | I control when specify | ying PAD_GPIOM[3:0] as GPIOM. |
| | - | | Reserved. | 7 |
| | GPIOD_OUT[18:16] | 2:0 | See description of '1E | 18h'. |
| 0Dh | REG1E1B | 7:0 | Default: 0x00 | Access : R/W |
| (1E1Bh) | | 7:4 | Reserved. | |
| | GPIOT_OUT[3:0] | 3:0 | I control when specify | ying PAD_GPIOT[3:0] as GPIOT. |
| 0Eh | REG1E10 | 7:0 | Default : 0xFF | Access: R/W |
| (1EiCh) | GPIOD_OEN[7:0] | 7.0 | OEN control when spe GPIOD. | ecifying PAD_GPIOD[18:0] as |
| 0Eh | REG1E1D | 7:0 | Default : 0xFF | Access : R/W |
| (1E1Dh) | GPIOD_OEN[15:8] | 7:0 | See description of '1E | 1Ch'. |
| 0Fh | REG1E1E | 7:0 | Default: 0xF7 | Access: R/W |
| (1E1Eh) | GPIOM_OEN[3:0] | 7:4 | OEN control when spe | ecifying PAD_GPIOM[3:0] as GPIOM |
| | - | 3 | Reserved. | |
| | GPIOD_OEN[18:16] | 2:0 | See description of '1E | 1Ch'. |
| 0Fh | REG1E1F | 7:0 | Default : 0x0F | Access : R/W |
| (1E1Fh) | - | 7:4 | Reserved. | |
| | GPIOT_OEN[3:0] | 3:0 | OEN control when spe | ecifying PAD_GPIOT[3:0] as GPIOT. |
| 10h | REG1E20 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|--------------------|------|---|-----------------------------------|
| (1E20h) | - | 7:3 | Reserved. | |
| | MCU_QUICK_RST | 2 | 0: Normal. 1: MCU quick reset. | _ |
| | MCU_RESET | 1 | 1: MCU reset by s/w. | \ |
| | POFF_RST_EN | 0 | 1: Power off reset enable | 9. |
| 11h | REG1E22 | 7:0 | Default: 0x00 | Access : R/W |
| (1E22h) | STC0_CW_SEL | 7 | Select STC0 control word 0: Register controlled by 1: Reserved. | |
| | - | 6 | Reserved. | |
| | STC0SYN_RST | 5 | STC0 synthesizer softwa | re reset, active high. |
| | USBSYN_RST | | USB synthesizer software | e reset, active high. |
| | DE_ONLY_F2 | 3 | DE only mode for SC_TC | OP main window. |
| | DE_ONLY_F1 | 2 | DE only mode for SC_TC | PPP window. |
| | CLK_VD_SEL | 人 | Select VD clock from ADO 0: Select VD_ADC_CLK 1: Select ADC_CLK. | C1 of ADC2 |
| . (| SW_MCU_CLK | X | MCU clock setting. 0: DFT_LIVE 1: Select the output acco | ording to CKG_MCU. |
| 11h | REG1E23 | 7:0 | Default 0x00 | Access : R/W |
| (1E23h) | | 7 | Reserved. | |
| | UPDATE_DC0_SW.C_CW | 6 | update the control word synchronize to STCO. | s of DC0 synthesizer, that is, |
| | - | 5.4 | Reserved. | |
| | UPDATE_DC0_FREERUN | cW 3 | Update the control words | s of DC0 free-running synthesizer |
| X | | 2 | Reserved. | |
| | UPDATE_STCL_CW | 1 | Update the control word | of STC0 synthesizer. |
| | - | 0 | Reserved. | |
| 12h | REG1F24 | 7:0 | Default: 0x01 | Access : R/W |
| (1E24h) | CKG_RIU[3:0] | 7:4 | [0]: Select CLK_VD_P fro 0: CLK_VD_P from 8*fsc 1: CLK_VD_P from VIF_4 [1]: CLK_VIF selection fo 0: Select 43m. | :. 43M. |



| СНІРТОР | Register (Bank = 1 |) | |
|---------------------|----------------------|------------|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | - CKG_USB30[1:0] | 3:2 1:0 | 1: Select 86m. 0: From SBM_SDA_OUT (open drain). 1: From SBM_SDA_OEZ. [3]: DI clock selection (CCIR656 in). 0: From CLK_IDCLK_F2 (main window). 1: From CLK_IDCLK_F1 (sub window). Reserved. CLK_UHC clock setting. |
| | | | [0]: Disable clock. [1] Invert clock. |
| 12h (1E25h) | REG1E25 CKG_MIU[3:0] | 7:4 | Default: 0x00 CLK_MIU clock setting [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: 200MHz (MEMPLL out). 01: 170MHz. 10: 216MHz (REV_D ECO). 11: 100MHz (MEMPLL divided by 2). |
| | CKG_DDR[3:0] | 7.0 | CLK_MIU2 clock setting. [0]: Disable clock. [1]: Invert clock. Selection of test clock out for OSD line buffer. [2]: 0: Select CLK_FT0LB. 1: Select CLK_FT1LB. [3]: 0: Select CLK_CA0LB. 1: Select CLK_CA1LB. |
| 13h | REG1E26 | 7:0 | Default : 0x00 Access : R/W |
| (1E26h) | CKG_AEON[1.0] | 7:6 | CLK_OSDLB_P clock setting. 00: From ODCLK. 01: From IDCLK1 with gating. 10: From IDCLK2 with gating. 11: Reserved. |
| | CKG_TCK[1:0] | 5:4 | CLK_TCK clock setting. [0]: Disable clock. [1]: Invert clock. |



| СНІРТОР | Register (Bank = 1E) | | | |
|---------------------|----------------------|-----|--|---------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CKG_TS0[3:0] | 3:0 | CLK_MINI clock setting. [0]: Disable clock. [1]: Invert clock. [2]: Select clock source. 1: From CLK_DFT. 0: From CLK_MINI_BUE. CLK_MIN2 clock setting. [3]: Force from CLK_DFT. | ×Q. |
| | REG1E27 | 7:0 | Default: 0x01 | Access : R/W |
| (1E27h) | CKG_TSP[3:0] | 3:0 | CLK_MCP clock setting. 13: 1: From CLK_DFT. 0: From CLK_MCP_P. CLK_USB clock setting. [2], Select clock source. 1: From CLK_DFT. 0: From CLK_USB_BUF. [1]: Invert clock. [0]: Disable clock. CLK_FT0LB, CLK_FT1LB, esetting. [3]: 1: From CLK_DFT. 0: From CLK_XXX_P. CLK_MLOAD clock setting. [2]: Select clock source. 1: From CLK_MLOAD_P. [1]: Invert clock. [0]: Disable clock. | LK_CA0LB, CLK_CA1LB clock |
| 14h | REG1E28 | 7:0 | Default : 0x00 | Access : R/W |
| (1E28h) | CKG_MAD_STC[3:0] | 7:4 | CLK_CA0LB clock setting. [0]: Disable clock. [1]: Invert clock. CLK_CA1LB clock setting. [2]: Disable clock. [3]: Invert clock. | |
| | - | 3:0 | Reserved. | T |
| 14h | REG1E29 | 7:0 | Default : 0x18 | Access: R/W |



| Index | Mnemonic | Bit | Description |
|------------|-------------------|------|--|
| (Absolute) | | DIL | Description |
| (1E29h) | CKG_MVD[3:0] | 7:4 | CLK_MCU_MAIL0/CLK_MCU_MAIL1 clock setting. |
| | | | [0]: Disable clock. |
| | | | [1]: Invert clock. |
| | | | [3:2]: Select clock source. |
| | | | For CLK_MCU_MAIL0: |
| | | | 00: From CLK_HKMCL_P. |
| | | | 01: From CLK_VDMCU_P. |
| | | | For CLK_MCU_MAIL1: |
| | | | 00: rom CLK_VDMCU_P. |
| | | | 01: From CLK_HKMCU_P. |
| | | | 10. Reserved. |
| | CIC AND DOOTED OF | | 11: From CLK_DFT |
| | CKG_MVD_BOOT[3:0] | 3:0 | Reserved. |
| 15h | REG1E2A | 7:0 | Default: 0x11 Access > R/W |
| (1E2Ah) | CKG_DC0[3:0] | 7:4 | CLK_FTULB clock setting. |
| | | • | [0]. Disable clock. |
| | | | [1] Invert clock. |
| | | | CLK_F11LB clock setting |
| | | <=X | [2]: Disable clock. [3]: Invert clock. |
| | CKG_M4V[3:0] | 2:0 | CLK_MCP clock setting. |
| | CKG_M4V[3.0] | X 3. | [0]: Disable clock. |
| | U .X | | [1]: Invert clock. |
| _ // | | | [3:2]: Select clock source. |
| | | | 00: 200MHz (MEMPLL out). |
| | | | 01. 170MHz. |
| | | | 10: 123MHz. |
| | | | 11: 100MHz (MEMPLL divided by 2). |
| 15h | REG1E2B | 7:0 | Default : 0x11 Access : R/W |
| (1E2Bh) | CKC_GE[3:0] | 7:4 | CLK_OSD2 clock setting. |
| | | | [0]: Disable clock. |
| | | | [1]: Invert clock. |
| | | | [3:2]: Select clock source. |
| | | | 00: IDCLK. |
| | | | 01: ODCLK1 with gating. |
| | | | 10: ODCLK2 with gating. |
| | | | 11: CLK_DFT. |
| | - | 3:0 | Reserved. |



| СНІРТОР | Register (Bank = 1 | E) | | |
|---------------------|--------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 16h | REG1E2C | 7:0 | Default : 0x11 | Access : R/W |
| (1E2Ch) | CKG_GOPG1[3:0] | 7:4 | CLK_CA0LB2 clock setting [0]: Disable clock. [1]: Invert clock. CLK_CA1LB2 clock setting [2]: Disable clock. [3]: Invert clock. | \ |
| | CKG_GOPG0[3:0] | 3:0 | CLK_FT0LB2 clock setting [0]: Disable clock. [1]: Invert clock. CLK FT1LB2 clock setting [2]: Disable clock. [3]: Invert clock. | |
| 16h | REG1E2D | 7:0 | Default: 0x11 | Access : R/W |
| (1E2Dh) | CKG_VD[3:0] | 7:4 | CLK_VD clock setting. [0]: Disable clock. [1]: Invert clock. [3:2] 00" CLK_VD_P. 01: CLK_VIF_43M. 10: Test clock in. 11: CLK_DFT. | |
| 11, | CKG_GOPD[3:0] | 3:0 | CLK_MIU clock setting. [3]: 1 => from CLK_DFT. 0 => from CLK_MIU_P. | |
|) \ \ \ | | | clock source setting. [2]: 1=> from CLK_DFT. 0 => from CLK_XXX_P. CLK_OSDLB2_P clock sou [1:0] 00: From odclk. 01: From idclk1 with gatin 10: From idclk2 with gatin 11: Reserved. | ng. ng. |
| 17h | REG1E2E | 7:0 | Default : 0x21 | Access : R/W |
| (1E2Eh) | CKG_VD200[2:0] | 7:5 | CLK_VD200 clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source | |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|-------------------|------------|-----------------------------|
| | | | 00: 216MHz. |
| | | | 01: 216MHz. |
| | | | 10: 216MHz. |
| | | | 11: Select XTAL. |
| | CKG_VDMCU[4:0] | 4:0 | Reserved. |
| L 7 h | REG1E2F | 7:0 | Default: 0x12 Access: R/W |
| 1E2Fh) | - | 7 | Reserved. |
| | CKG_DHC[5:0] | 6:1 | CLK DHC clock setting. |
| | | | [0]: Disable clock. |
| | | | [1]. Invert clock. |
| | | | [5:2]: Select clock source. |
| | | * | 0000: 12MHz. |
| | | | 0001: 54MHz. |
| | | | 0010: 62MHz. |
| | | | 0011: 72MHz. |
| | | | 0100: 86MHz. |
| | | | 0101: 108MHz. |
| | | | 0110;0. |
| | | KEY | 0111: 0. |
| | | 1 | 1xxx: XTAL. |
| | CKG_VD200[3] | 0 | See description of '122Eh'. |
| 8h | REG1E30 | 7:0 | Default: 0x10 Access: R/W |
| 1E30h) | CKG_FICLK_F2[3:0] | 7:4 | CLK_FICKL_F2 clock setting. |
| | | | [0]: Disable clock. |
| | I WY | | [1]: Invert clock. |
| | | | [3:2]: Select clock source. |
| | | | 00: Select CLK_IDCLK2. |
| • | | | 01: Select CLK_FCLK. |
| | | | 10: 0. |
| | Y O | | 11: Select XTAL. |
| | CKG_FICLK_F1[3:0] | 3:0 | CLK_FICKL_F1 clock setting. |
| | | | [0]: Disable clock. |
| | | | [1]: Invert clock. |
| | | | [3:2]: Select clock source. |
| | — | | 2b'00: Select CLK_IDCLK1. |
| | · | | |
| | | | 01: Select CLK_FCLK. 10: 0. |



| СНІРТОР | Register (Bank = 1E) | | | |
|---------------------|------------------------------|------------|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 18h | REG1E31 | 7:0 | Default : 0x10 | Access : R/W |
| (1E31h) | CKG_PCM[3:0] | 7:4 | CLK_PCM clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: 27MH2. 01: 27MH2. 10: XTAL. 11: XTAL. | NQ. |
| | - | 3:0 | Reserved. | <u> </u> |
| 19h | REG1E33 | 7:0 | Default : 0x11 | Access : R/W |
| (1E33h) | CKG_VIF0[3:0] CKG_VIF1[3:0] | 7:4 5.0 | CLK_VIF_43M clock setting [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: Select 43MHz. 01: Select 43MHz. 10: Select 43MHz. 11: Select XTAL. CLK_VIF_86M clock setting [0]: Disable clock [1]: Invert clock. [3:2]: Select clock source. 00: Select 86MHz. 01: Select 86MHz. 10: Select 86MHz. 11: Select XTAL. | g. |
| 1Ah | REC1E34 | 7:0 | Default: 0x01 | Access : R/W |
| (1E34h) | CKC_SDR[3:0] | 7:4 | Reserved. | |
| | CKG_DAC[3:0] | 3:0 | CLK_DAC clock setting. [0]: Disable clock. [1]: Invert clock. [3:2]: Select clock source. 00: Select ODCLK. 01: Select CLK_VIF_43M. 10: Select CLK_VD. 11: Select XTAL. | |
| 1Ah | REG1E35 | 7:0 | Default : 0x01 | Access : R/W |



| | P Register (Bank = 1 | _ | |
|------------------|----------------------|----------|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| (1E35h) | - | 7:6 | Reserved. |
| (1E33II) | CKG_FCLK[5:0] | 5:0 | CLK_FCLK clock setting. [0]: Disable clock. [1]: Invert clock. [5:2]: Select clock source. 0000: Select FIX_CLK from MPLL. 0001: Select CLK_MIU. 0010: Select CLK_ODCLK. 0011: Select 216MHz. 0100: Select CLK_IDCLK2. 0101: Select 200MHz. |
| | | O_{i2} | 0110: 0. 0111: Select XTAL. 1xxx: Select XTAL. |
| 1Bh | REG1E36 | 7:0 | Default: 0x01 Access: R/W |
| (1E36h) | - | 7:6 | Reserved: |
| | CKG_FMCLK[5:0] | | CLK_FMCLK clock setting. [0]: Disable clock. [1]: Invert clock. [5:2]: Select clock source. 0000: Select CLK_MIU. 0001: Select FIX_CLK from MPLL. 0010: Select CLK_ODCLK. 0011: 0. 0100: Select CLK_IDCLK2. 0101: 0. 0110: 0. 0111: 0. 1xxx: Select DFT_LIVE. |
| 1Bh | REG1E37 | 7:0 | Default : 0x20 Access : R/W |
| (1E37h) | | 7:6 | Reserved. |
| | CKG_ODCLK[5:0] | 5:0 | CLK_ODCLK clock setting. [0]: Disable clock. [1]: Invert clock. [5:2]: Select clock source. 0000: Select CLK_ADC. 0001: Select CLK_DVI. 0010: Select CLK_VD. |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|-----------------|-------------------------|---|
| | | | 0100: 1. |
| | | | 0101: Select external DI clock. |
| | | | 0110: Select CLK_VD_ADC. |
| | | | 0111: Select CLK_LPLL_BUF. |
| | | | 1xxxx: Select XTAL |
| 1Ch | REG1E38 | 7:0 | Default : 0x00 Access : R/W |
| (1E38h) | - | 7:6 | Reserved |
| | CKG_JPD[5:0] | 5:0 | CLK_JPD clock setting. |
| | | | [0]: Disable clock. |
| | | | [1]. Invert clock. |
| | | | 4:21. Select clock source. |
| | | | 000: Select CLK_MPIL_DIV. |
| | | | 001: Select 160MHz |
| | | | 010: Select 144MHz |
| | | | 011. Select 123MHz. |
| | | | 100: Select 108MHz. 101: MEMPLL_CLK_BUF. |
| | | | 110: MEMPLL_CLK_BUF_DIV2. |
| | | | 111: Select 86MHz. |
| | | $\langle \zeta \rangle$ | [5]: Reserved. |
| LCh | REG1E39 | 7. | Default: 0x01 Access: R/W |
| (1E39h) | - | 7 | Reserved. |
| | CKG_FCIE[6:0] | 6:0 | CLK_FCIE clock setting. |
| | Cito_i Cit[ito] | 0.0 | [0]: Disable clock. |
| 12 | | | 11]: Invert clock. |
| | | | [6:2]: Select clock source. |
| | | '(| 00000: CLK86_DIV256. |
| | | | 00001: CLK86_DIV64. |
| | | | 00010: CLK86_DIV16. |
| X | | | 00011: CLK54_DIV4. |
| | | | 00100: CLK72_DIV4. |
| | | | 00101: CLK86_DIV4. |
| | | | 00110: CLK54_DIV2. |
| | | | 00111: CLK72_DIV2. |
| | | | 01000: CLK86_DIV2. |
| | | | 01001: 54MHz. |
| | | | 01010: 72MHz. |
| | | | 01011: 0. |
| | | | 01100: 0. |



| | | | 01101: 0. | |
|----------------|--------------------------|----------------|---|--------------|
| | | | 01110: 0. | |
| | | | 01111: 0. | • |
| | | | 1xxxx: Select XTAL | |
| 1Fh | REG1E3E | 7:0 | Default : 0x20 | Access : R/W |
| (1E3Eh) | - | 7:6 | Reserved. | |
| | CKG_IDCLK1[5:0] | 5:0 | CLK_IDCLK_F1 clock setting | ig. |
| | | | [0]: Disable clock. | |
| | | | [1]: Invert clock. | • |
| | | | [5:2]: Select clock source. | A 1 |
| | | | 0000. Select CLK_ADC. 0001: Select CLK_DVI. | |
| | | | 0001: Select CLK_VD | |
| | | X | 0011: Select CLK_ODCLK. | |
| | | | 0100: 1 | |
| | | | 0101: Select external DI cl | ock. |
| | | | 0110: Select CLK_VD_ADC | |
| | | | 0111; 0. | • |
| | | | 1xxx: Select XTAL. |) |
| LFh | REG1E3F | 7:0 | Default: 0x21 | Access : R/W |
| (1E3Fh) | - | 7:5 | Reserved. | |
| | CKG_IDCLK2[5:0] | 5:0 | CLK_IDCLK_F2 clock setting | ıg. |
| | | | [0]: Disable clock. | |
| | | | [1]: Invert clock. | |
| | | | [5:2]: Select clock source. | |
| | | | 0000: Select CLK_ADC. 0001: Select CLK_DVI. | |
| | | | 0010: Select CLK_VD. | |
| | | | 0011: Select CLK_ODCLK. | |
| X | | | 0100: 1. | |
| | |) | 0101: Select external DI cl | ock. |
| · | | | 0110: Select CLK_VD_ADC | |
| | | | 0111: 0. | |
| | PECIFIC | | 1xxx: Select XTAL. | A |
| 20h (1E40h) | REG1E40 | 7:0 | Default : 0x00 | Access : R/W |
| · - | DC0_NUM[7:0] | 7:0 | Numerator of the synthesiz | |
| 20h (1E41h) | REG1E41 DC0_NUM[15:8] | 7:0 7:0 | Default : 0x00 See description of '1E40h'. | Access : R/W |



| | T | | | |
|-----------------------|------------------|----------|-------------------------------------|-------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 21h | REG1E42 | 7:0 | Default : 0x00 | Access : R/W |
| 1E42h) | DC0_DEN[7:0] | 7:0 | Denominator of the sy | nthesizer of DC0. |
| 21h | REG1E43 | 7:0 | Default : 0x00 | Access : R/W |
| 1E43h) | DC0_DEN[15:8] | 7:0 | See description of '1E4 | 12h'. |
| 22h | REG1E44 | 7:0 | Default : 0x0 | Access : R/W |
| 1E44h) | - | 7:4 | Reserved | |
| | CKG_STRLD[3:0] | 3:0 | CLK_OSD clock setting | |
| | | | [0]: Disable clock. | |
| | | | [1] Invert clock. | • |
| | | | [3:2] Select clock sou | FCE + |
| | | •. | 00: ÍDCLK. 01: ODCLK1 with gatin | |
| | 5 | | 10: ODCLK1 with gatin | |
| | | | 11 CLK DFT. | ig. |
| 22h | REG1E45 | 7:0 | Default : 0x00 | Access : R/W |
| 1E45h) _ CKG_MCU[4:0] | 7/5 | Reserved | | |
| | CKG MCU[4:0] | 4.0 | CLK_MCU clock setting | |
| | | (-V | [0]. Disable clock. | |
| | | | [1]: Invert clock. | |
| | | X | [4:2]: | |
| | U X | | 000: 170MHz. | |
| | | | 001: 160HMz 010: 144MHz. | |
| M | | | Q11: 123MHz. | |
| | | | 100: 108MHz. | |
| | | | 101: MEM_CLOCK. | |
| | | | 110: MEM_CLOCK divid | • |
| | | | 111: XTAL divided by 1 | |
| 24h | REG1E48 | 7:0 | Default : 0x00 | Access : R/W |
| (1E48h) | USBSYN_CW[7:0] | 7:0 | Control word of the sy | |
| 24h | REG1E49 | 7:0 | Default : 0x00 | Access : R/W |
| (1E49h) | USBSYN_CW[15:8] | 7:0 | See description of '1E4 | l8h'. |
| 25h | REG1E4A | 7:0 | Default : 0x00 | Access : R/W |
| 1E4Ah) | USBSYN_CW[23:16] | 7:0 | See description of '1E4 | l8h'. |
| 25h | REG1E4B | 7:0 | Default : 0x00 | Access : R/W |
| (1E4Bh) | USBSYN_CW[31:24] | 7:0 | See description of '1E4 | l8h'. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|--------------------------------------|--------------------------------|
| 26h | REG1E4C | 7:0 | Default : 0x00 | Access : R/W |
| (1E4Ch) | STC0SYN_CW[7:0] | 7:0 | Control word of the s | ynthesizer of STC0 clocks. |
| 26h | REG1E4D | 7:0 | Default: 0x00 | Access : R/W |
| 1E4Dh) | STC0SYN_CW[15:8] | 7:0 | See description of '11 | 4Ch'. |
| 27h | REG1E4E | 7:0 | Default : 0x0 | Access : R/W |
| (1E4Eh) | STC0SYN_CW[23:16] | 7:0 | See description of '12 | 4Ch'. |
| 27h | REG1E4F | 7:0 | Default: 0x00 | Access R/W |
| 1E4Fh) | STC0SYN_CW[31:24] | 7:0 | See description of '1E | E4Ch'. |
| 2Ah | REG1E54 | 7:0 | Default: 0x00 | Access : R/W |
| 1E54h) | DC0_FREERUN_CW[7:0] | 7:0 | control word of the s | ynthesizer of MPEG VOPO clocks |
| 2Ah | REG1E55 | 7:0 | Default : 0x00 | Access : R/W |
| 1E55h) | DC0_FREERUN_CW[15:8] | 7:0 | See description of '12 | 54h'. |
| 2Bh | REG1E56 | 7:0 | Default: 0x00 | Access R/W |
| 1E56h) | DC0_FREERUN_CW[23:16] | 7:0 | See description of '1E | 54h'. |
| 2Bh | REG1E57 | 7:0 | Default: 0x00 | Access : R/W |
| (1E57h) | DC0_FREERUN_CW[31:24] | 70 | See description of '1 | 54/r. |
| 2Ch | REG1E58 | 7:0 | Default : 0x05 | Access : R/W |
| (1E58h) | - | 7:6 | Reserved. | |
| | CKG_DHC_SYNTH[3.0] | 5:2 | CLK_DHC_SYNTH clo | ck setting. |
| | | | [0]: Gate. | |
| M | | | [1]: Inverse. [3:2] = 00: MPLL_VC | O DIV2 |
| | | | [3.2] = 01: MPLL_VC | _ |
| | | ~'(| [3:2] = 10: MPLL_VC | O_DIV3. |
| | | | [3:2] = 11: MPLL_VC | CO_DIV4. |
| | CKG_DHC_DDR[1:0] | 1:0 | CLK_DHC_DDR clock setting. | |
| | | | [0]: Gate. | |
| 2Ch | DEC1EE0 | 7.0 | [1]: Inverse. | Access LP /W |
| 2Cn (1E59h) | REG1E59 | 7:0 | Default : 0x21 | Access : R/W |
| , | CKG_DHC_LIVE[1:0] | 7:6 | CLK_DHC_LIVE clock [0]: Gate. | seung. |
| | | | [1]: Inverse. | |
| | CKG_DHC_MCU[5:0] | 5:0 | CLK_DHC_MCU clock | setting. |
| | | | [0]: Gate. | - |
| | | | [1]: Inverse. | |



| CHIPTOP | Register (Bank = 1E) | | | |
|---------------------|----------------------|-----|--|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | [5:2] = 1XXX: xtali. | |
| | | | [5:2] = 0000: 43. | |
| | | | [5:2] = 0001: 54. | |
| | | | [5:2] = 0010: 62. | |
| | | | [5:2] = 0011: 72 | |
| | | | [5:2] = 0100: 86. [5:2] = 0101, 108 | |
| | | | [5:2] = Others: Reserv | ved. |
| 32h | REG1E64 | 7:0 | Default : 0x11 | Access : R/W |
| (1E64h) | CKG_FT0LB2[3:0] | 7:4 | | |
| | CKG_OSD2[3:0] | 3:0 | | • " |
| 32h | REG1E65 | 7:0 | Default: 0x01 | Access : R/W |
| (1E65h) | - | 7 | Reserved. | |
| | CKG_OSD2_SEL[2:0] | 6:4 | | |
| | CKG_CA0LB2[3:0] | 3:0 | | <u> </u> |
| 36h | REG1E6C | 7:0 | Default 0x00 | Access: RO |
| (1E6Ch) | TSO_GPIO_IN[7:0] | 7.0 | Read back when dbus | pads are used as GPIO. |
| | | <=X | [3:0]: PAD_AD[3:0]_C | |
| | | | [4]: PAD_WRZ_C | |
| | | X · | [5]: PAD_RDZ_C. | |
| | J . X-1 | | [6]: PAD_ALE_C. [10:7]: Reserved. | |
| 36h | REG1E60 | 7:0 | Default : 0x00 | Access : RO |
| (1E6Dh) | | 7:3 | Reserved. | 1 |
| 7 | TSO_GPIO_IN[10:8] | 2:0 | See description of '1E6 | 5Ch'. |
| 37h | REG1E6E | 7:0 | Default : 0x00 | Access : R/W |
| (1E6Eh) | TSO_GPIO_OUT[7:0] | 7:0 | [6:0]: OEN control who | en dbus pads are used as GPIO. |
| X | | | [3:0]: PAD_AD[3:0]_OEN. | |
| | | | [4]: PAD_WRZ_OEN. | |
| | | | [5]: PAD_RDZ_OEN. | |
| | | | [6]: PAD_ALE_OEN. | |
| | | | [7]: Reserved. | |
| | | | [8]: Reserved. [9]: Reserved. | |
| | | | [10]: Reserved. | |
| 37h | REG1E6F | 7:0 | Default : 0x00 | Access : R/W |
| (1E6Fh) | | 7:3 | Reserved. | |



| CHIPTOP | Register (Bank = 1E) | | | | |
|---------------------|----------------------|---------------|---|---------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | TSO_GPIO_OUT[10:8] | 2:0 | See description of '1E6Eh | | |
| 38h | REG1E70 | 7:0 | Default : 0x00 | Access: R/W | |
| (1E70h) | TSO_GPIO_OEN[7:0] | 7:0 | PAD_GPIOD[1:0] control. [0]: PAD_GPIOD0 drive. [1]: PAD_GPIOD0 pull down. [2]: PAD_GRIOD0 pull high. [3]: PAD_GPIOD0 pull high PCI. [4]: PAD_GRIOD1 drive. [5]: PAD_GRIOD1 pull down. [6]: PAD_GPIOD1 pull high. [7]: PAD_GPIOD1 pull high PCI. | | |
| 38h | REG1E71 | 7:0 | Default : 0x00 | Access : R/W | |
| (1E71h) | - | 7:3 Reserved. | | Access I N/ N | |
| | TSO_GPIO_OEN[10:8] | 2:0 | See description of '1E70h | <u>'</u> . | |
| 39h | REG1E72 | 7:0 | Default 0x00 | Access : RO | |
| (1E72h) | | 7:4 | Reserved | | |
| | TS1_GP1O_IN[3:0] | 3:0 | [0]: PAD_INT_C read back when PAD_INT is used as GPIO. [3:1]: Reserved. | | |
| 3Ah | REG1E74 | 7:0 | Default : 0x00 | Access : R/W | |
| (1E74h) | · / X-/ | 7:4 | Reserved. | | |
| 1 | TS1_GPIO_OUT[3:0] | 3:0 | [0]: OEN control when PAD_INT is used as GPIO. [1]: I control when PAD_INT is used as GPIO. [3:2]: Reserved. | | |
| 3 B h | REG1E76 | 7:0 | Default : 0x00 | Access : R/W | |
| (1E76h) | - | 7:4 | Reserved. | | |
| × | TS1_GMO_OEN[3:0] | 3:0 | PAD_GPIOD2 control. [0]: PAD_GPIOD2 drive. [1]: PAD_GPIOD2 pull down. [2]: PAD_GPIOD2 pull high. [3]: PAD_GPIOD2 pull high PCI. | | |
| 3Dh | REG1E7A | 7:0 | Default : 0x00 | Access : R/W | |
| (1E7Ah) | | | following pads are used as GPIO. | | |



| | Register (Bank = 1E | | T | |
|---------------------|---------------------|-----|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | [7]: Reserved. | |
| | | | [8]: Reserved. | |
| 3Dh | REG1E7B | 7:0 | Default : 0x00 | Access : R/W |
| (1E7Bh) | - | 7:1 | Reserved. | • |
| | DI_GPIO_OUT[8] | 0 | See description of 'IF7AN' | |
| 3Eh | REG1E7C | 7:0 | Default: 0x00 | Access : R/W |
| (1E7Ch) | DI_GPIO_OEN[7:0] | 7:0 | PAD_GPIOD[4:3] control. [0] PAD_GPIOD3 drive. [1]: PAD_GPIOD3 pull dov [2]: PAD_GPIOD3 pull hig [3]: PAD_GPIOD3 pull hig [4]: PAD_GPIOD4 drive | h. |
| 3Eh | REG1E7D | 7:0 | [5]: PAD_GPIOD4 pull dov [6]: PAD_GPIOD4 pull hig [7]: PAD_GPIOD4 pull hig [8]: Reserved. Default: 0x00 | h. |
| (1E7Dh) | | 7 | Reserved. | 11411 |
| | DI_GPIO_OEM[8] | | See description of 1F7Ch | |
| 3Fh | REG1E7E | 7:0 | Default : 0x00 | Access : RO |
| (1E7Eh) | I2S_GPIO_IN[7:0] | 7:0 | | ead back when PAD_SAR[3:0] is |
| 3Fh | REG1EJF | 7:0 | Default : 0x00 | Access : RO |
| (1 F 7Fh) | - *** | 7:1 | Reserved. | |
| | I2S GPIO_IN[8] | 0 | See description of '1E7Eh' | • |
| 40h 🔺 🛔 | REG1E80 | 7:0 | Default : 0x00 | Access : R/W |
| (1E80h) | 125_GPIO_OUT[7:0] | 7:0 | | PAD_SAR[3:0] is used as GPIO. SAR[3:0] is used as GPIO. GPIO (GPIOECO_1). |
| 40h | REG1E81 | 7:0 | Default : 0x00 | Access : R/W |
| (1E81h) | - | 7:1 | Reserved. | |
| | I2S_GPIO_OUT[8] | 0 | See description of '1E80h' | |
| 41h | REG1E82 | 7:0 | Default : 0x00 | Access : R/W |
| (1E82h) | I2S_GPIO_OEN[7:0] | 7:0 | PAD_GPIOD[6:5] control. [0]: PAD_GPIOD5 drive. | - |



| СНІРТОР | Register (Bank = 1E) | | | |
|-------------------------|----------------------|--------------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | [1]: PAD_GPIOD5 pull dow [2]: PAD_GPIOD5 pull high [3]: PAD_GPIOD5 pull high [4]: PAD_GPIOD6 drive. [5]: PAD_GPIOD6 pull dow [6]: PAD_GPIOD6 pull high [7]: PAD_GPIOD6 pull high | h. h PCI. vn. h. |
| 41h | REG1E83 | 7:0 | [8]: Reserved. Default: 0x00 | Access : R/W |
| (1E83h) | - | 7:1 | Reserved. | , |
| | I2S_GPIO_OEN[8] | | See description of '1E82h' | • |
| 42h | REG1E84 | 7:0 | Default : 0x00 | Access : RO |
| (1E84h) | PCI_GPIO_IN[7:0] | 7:0 | used as GPIO. [8]: PAD_LCK_ODD_C readused as GPIO. [9]: PAD_LHSYNC_C readused as GPIO. | and back when PAD_PWM.is d back when PAD_LCK_ODD is back when PAD_LHSYNC is d back when PAD_LVSYNC is k when it is used as GPIO. |
| 42h | REG1E85 | 7:0 | Default: 0x00 | Access : RO |
| (1E85h) | PCI_GPIO_IM[15:8] | 7:0 | See description of '1E84h'. | |
| 43h (1 5 86h) | REG1E86 | 7:0 | Default : 0x00 | Access : RO |
| | PCI_GPIO_IM[23:16] | 7.0 | See description of '1E84h'. | |
| 43h (1E87h) | PCI_GPIO_IN[31:24] | 7: 0 7:0 | Default : 0x00 See description of '1E84h'. | Access : RO |
| 44h | REG1E88 | 7:0 7:0 | Default : 0x00 | Access : RO |
| (1E88h) | . X | 7:2 | Reserved. | ACCCCC I NO |
| | PCI_GPIO_IN[33:32] | 1:0 | See description of '1E84h'. | |
| 45h | REG1E8A | 7:0 | Default : 0x00 | Access : R/W |
| (1E8Ah) | PCI_GPIO_OUT[7:0] | 7:0 | [3:0]: OEN control when P [7:4]: I control when PAD | PAD_PWM[3:0] is used as GPIO. PWM[3:0] is used as GPIO. PAD_LVSYNC, PAD_LHSYNC, GPIO. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------|-----|--|--|
| | | | [14:12]: I control when {PAD_LVSYNC, PAD_LHSYNC, PAD_LCK_ODD} is used as GPIO. [15] PAD_LDE I control when used as GPIO. Others: Reserved. | |
| 45h | REG1E8B | 7:0 | Default : 0x00 Access : R/W | |
| (1E8Bh) | PCI_GPIO_OUT[15:8] | 7:0 | See description of 1F8Ah'. | |
| 46h | REG1E8C | 7:0 | Default : 0x00 Access : R/W | |
| (1E8Ch) | PCI_GPIO_OUT[23:16] | 7:0 | See description of '1E8Ah'. | |
| 16h | REG1E8D | 7:0 | Default: 0x00 Access: R/W | |
| (1E8Dh) | PCI_GPIO_OUT[31:24] | 7:0 | See description of '1E8Ah'. | |
| 17h | REG1E8E | 7:0 | Default: 0x00 Access: R/W | |
| (1E8Eh) | - | 7:2 | Reserved. | |
| | PCI_GPIO_OUT[33:32] | 1:0 | See description of 1E8Ah'. | |
| 18h | REG1E90 | 7:0 | Default 0x00 Access : R/W | |
| (1E90h) | PCI_GPIO_OEN[7:0] | | PAD_GPIOD7 control. [0]: PAD_GPIOD7 drive. [1]: PAD_GPIOD7 pull down. [2]: PAD_GPIOD7 pull high. [3]: PAD_GPIOD7 pull high PCI. PAD_AD0 control. [4]: PAD_AD0 drive. [5]: PAD_AD0 pull down. [6]: PAD_AD0 pull high. [X]: PAD_AD0 pull high PCI. PAD_AD1 control. [8]: PAD_AD1 drive. [9]: PAD_AD1 pull down. [10]: PAD_AD1 pull high. [11]: PAD_AD1 pull high PCI. PAD_AD2 control. [12]: PAD_AD2 drive. [13]: PAD_AD2 pull down. [14]: PAD_AD2 pull high. [15]: PAD_AD2 pull high. | |
| 40h | DEC1501 | 7-0 | [33:16]: Reserved. | |
| 48h (1E91h) | REG1E91 | 7:0 | Default : 0x00 Access : R/W | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------|-------|---|-----------------------|
| 49h | REG1E92 | 7:0 | Default : 0x00 | Access : R/W |
| (1E92h) | PCI_GPIO_OEN[23:16] | 7:0 | See description of '1E | E90h'. |
| 49h | REG1E93 | 7:0 | Default : 0xFC | Access: R/W |
| (1E93h) | PCI_GPIO_OEN[31:24] | 7:0 | See description of '11 | 90h'. |
| 1Ah | REG1E94 | 7:0 | Default : 0x0 | Access : R/W |
| (1E94h) | - | 7:2 | Reserved | |
| | PCI_GPIO_OEN[33:32] | 1:0 | See description of '1E | E90h'. |
| I Bh | REG1E96 | 7:0 | Default: 0x00 | Access: RO, R/W |
| (1E96h) | TCON_GPIO_OUT[3:0] | 7:4 | Reserved. | |
| | TCON_GPIO_IN[3:0] | 3:0 | [0]: Read back status Others: Reserved. | s of INT_PWRISNOGOOD. |
| 4Bh | REG1E97 | 7:0 | Default : 0x0 | Access : R/W |
| (1E97h) | - | 7:4 | Reserved. | |
| | TCON_GPIO_OEN[3:0] | 3:0 | Reserved. | () |
| | REG1EA0 | 7:0 | Default: 0x00 | Access : R/W |
| | I2S_OUT2[3:0] | 7.4 | Specify 4 pads as I2 | out2 function. |
| | | (= X | 0. Disable. | |
| | | | Others: See GPIO tal | 7 |
| | SPDIT[3:0] | 3:0 | Specify 2 pads as SPI | DIF function. |
| | | | 0: Disable. Others: See GPIO tab | ole. |
| 50h | REG1EA1 | 7:0 | | Access : R/W |
| (1EA1h) | USB2_DRWBUS[3:0] | 7:4 | | 2.0 DRVVBUS function. |
| | | | 6. Disable. | |
| | | | Others: See GPIO tab | ole. |
| | USB1_DRVVBUS[3:0] | 3:0 | 1 ' ' ' | 1.1 DRVVBUS function. |
| X | \vee , α | | 0: Disable. Others: See GPIO tab | nla. |
| 53h | REG1EA6 | 7:0 | | |
| 3n (1EA6h) | KEGIEAD | 7:0 | Default : 0x00 Reserved. | Access : R/W |
| | DHC DESET | | | ivo high |
| | DHC_RESET | 1:0 | DHC reset signal, act | ive nign. |
| 54h | REG1EA8 | 1:0 | Reserved. Default: 0x00 | Access : R/W |
| N/4 ID | KFG1FAX | 7:0 | ⊥vetauit : 0x00 | Access: K/W |



| СНІРТОР | Register (Bank = 1E) | | | |
|---------------------|----------------------|------|---|----------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | DI_CLK_INV | 5 | DI_CLK invert. | |
| | SEL_DI_DDR | 4 | DIN DDR select. | |
| | | | 0: Select SDR signals. | |
| | DT 011/ 05152 01 | 2.0 | 1: Select DDR signals | * |
| | DI_CLK_SEL[3:0] | 3:0 | DI_CLK delay level selection. | |
| 54h (1EA9h) | REG1EA9 | 7:0 | Default: 0x00 Access: R/W | |
| (IEA9II) | - | 7:6 | Reserved. | |
| | DO_CLK_INV | 5 | DOUT_CLK invert. | |
| | DOUT_SRC_SEL | 4 | DOUT DDR select. | |
| | | | 0: Select SDR signals1: Select DDR signals | |
| | DO_CLK_SEL[3:0] | 3:0 | DOUT_CLK delay level selection. | |
| 56h | REG1EAC | 7:0 | Default : 0x00 Access : RO | |
| (1EACh) | GPIOA_IN[7:0] | 7:0 | Read back of GPIOA_C. | |
| 56h | REG1EAD | 7:0 | Default 0x00 Access RO | |
| (1EADh) | GPIOL_IN[4:0] | 7:3 | Read back of GPIOL_C | |
| | GPIOA_IN[10:8] | 2.0 | See description of '1EACh'. | |
| 57h | REG1EAE | 7:0 | Default : 0x00 Access : RO | |
| (1EAEh) | GPIOB_IN[7:0] | 7.0 | Read back of GPIOP C. | |
| 57h | REGLEAF | 7:0 | Default: 0x00 Access : RO | |
| (1EAFh) | GPIOB_IN[15.8] | 7:0 | See description of '1EAEh'. | |
| 58h | REG1EBU | 7:0 | Default : 0x00 Access : RO | |
| (1EBOh) | GPIOD_IN[7:0] | (10) | Read back of GPIOD_C. | |
| 58h | REG1EB1 | 7.0 | Default : 0x00 Access : RO | |
| (1EB1h) | GPIOD IN[15:8] | 7.0 | See description of '1EB0h'. | |
| 59h | REC1EB2 | 7:0 | Default : 0x00 Access : RO | |
| (1EB2h) | GPIOM_IN[3:0] | 7:4 | Read back of GPIOM_C. | |
| | ' | 3 | Reserved. | |
| | GPIQD_IN[18:16] | 2:0 | See description of '1EB0h'. | |
| 59h | REG1EB3 | 7:0 | Default : 0x00 Access : RO | |
| (1EB3h) | - | 7:4 | Reserved. | |
| | GPIOT_IN[3:0] | 3:0 | Read back of GPIOT_C. | |
| 5Ah | REG1EB4 | 7:0 | Default : 0x00 Access : RO | |
| (1EB4h) | GPIOR_IN[7:0] | 7:0 | Read back of GPIOR_C. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|---|--------------|
| 5Ah | REG1EB5 | 7:0 | Default : 0x00 | Access : RO |
| 1EB5h) | - | 7:3 | Reserved. | |
| | GPIOR_IN[10:8] | 2:0 | See description of 1EB4h | <u>'.</u> |
| 52h | REG1EC4 | 7:0 | Default : 0x00 | Access : R/W |
| (1EC4h) | VDD2LOW_CTRL[7:0] | 7:0 | VDD2LOW_CTRL. | X () |
| | | | [5:0]: Power off period se | election. |
| | | | 0: Power off with 2.2us. | |
| | | | 1: Power off with 4.4us. 2: Power off with 9.0us. | |
| | | | 3. Power off with 17.9us. | A |
| | | | 4: Power off with 39.8us. | |
| | | | 5: Power off with 71 6us. | |
| | X | | [6]: Enable power too lov | |
| | | | [7]: Clear interrupt of "PV | |
| 53h | REG1EC6 | 7:0 | Default 0x00 | Access : R/W |
| (1EC6h) | BOND_OV_KEY[7:0] | 7:0 | Set bonding overwrite ke | |
| 53h | REG1EC7 | 7:0 | Default: 0x00 | Access : R/W |
| (1EC7h) | BOND_OV_KEY[15:8] | 7:0 | See description of '1ECon | '. |
| 55h | REG1ECA | 7.0 | Default : 0x00 | Access : RO |
| (1ECAh) | - | 7.4 | Reserved. | |
| | CHIP_CONFIG_STAT[3:0] | 3:0 | CHIP_CONFIG status. | |
| 56h | REG1ECC/ | 7:0 | Default: 0x00 | Access : RO |
| (1ECCh) | DEVICE_ID[7/0] | 7:0 | Device ID. | |
| 6h | REG1ECD | 7:0 | Default : 0x00 | Access : RO |
| 1ECDh) | DEVICE_ID[15.8] | 70 | See description of '1ECCh | '. <u> </u> |
| 57h | REGIECE | 7.0 | Default : 0x00 | Access : RO |
| 1ECE h) | CHIP_VERSION[7:0] | 7:0 | Chip version | |
| 57h | REG1ECF | 7:0 | Default : 0x00 | Access : RO |
| 1ECFh) | CHIP_REVISION[7:0] | 7:0 | Chip revision. | |
| 8h | REG1ED0 | 7:0 | Default: 0x00 | Access : R/W |
| (1ED0h) | BOND_OV_EN[7:0] | 7:0 | Bonding overwrite enable | |
| 58h | REG1ED1 | 7:0 | Default : 0x00 | Access : R/W |
| (1ED1h) | BOND_OV_EN[15:8] | 7:0 | See description of '1ED0h | n' |
| 69h | REG1ED2 | 7:0 | Default : 0x00 | Access : R/W |



| CHIPTOP | Register (Bank = 1E) | | |
|---------------------|----------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| (1ED2h) | - | 7:1 | Reserved. |
| | BOND_OV_EN[16] | 0 | See description of '1ED0h'. |
| 6Ah | REG1ED4 | 7:0 | Default : 0x00 Access : R/W |
| (1ED4h) | BOND_OV[7:0] | 7:0 | Bonding overwrite value. |
| 6Ah | REG1ED5 | 7:0 | Default : 0x00 Access : R/W |
| (1ED5h) | BOND_OV[15:8] | 7:0 | See description of 11ED4h'. |
| 6Bh | REG1ED6 | 7:0 | Default: 0x00 Access R/W |
| (1ED6h) | - | 7:1 | Reserved. |
| | BOND_OV[16] | 0 | See description of '1ED4h'. |
| 6Ch | REG1ED8 | 7:0 | Default: 0x00 Access: RQ |
| (1ED8h) | STAT_BOND[7:0] | 7:0 | Bonding status read back. |
| 6Ch | REG1ED9 | 7:0 | Default : 0x00 Access • RO |
| (1ED9h) | STAT_BOND[15:8] | 7:0 | See description of '1ED8h'. |
| 6Dh (1EDAh) | REG1EDA | 7:0 | Default: 0x00 Access: RO |
| | | 7:1 | Reserved. |
| | STAT_BOND[16] | | See description of '1 D8n' |
| 70h | REG1EE0 | 7:0 | Default: 0x00 Access: R/W |
| (1EE0h) | GPIOR_OUT[7:0] | 7:0 | I control when specifying PAD_GPIOR as GPIOR. |
| 70h | REG1EE1 | 7:0 | Default: 0x00 Access: R/W |
| (1EE1h) | | 7:3 | Reserved. |
| | GPIOR_OUT[10.8] | 2:0 | See description of '1EE0h'. |
| 71 h | REG1EE2 | 7:0 | Default : 0xFF Access : R/W |
| (1 E E2h) | GPIOR_OEN[7]0] | 7.0 | OEN control when specifying PAD_GPIOR as GPIOR. |
| 71h | REG1EE3 | 7:0 | Default : 0x07 Access : R/W |
| (1EE3h) | - | 7:3 | Reserved. |
| | GPIOR_OEN[10:8] | 2:0 | See description of '1EE2h'. |
| 72h | REG1EE4 | 7:0 | Default : 0x00 Access : R/W |
| (1EE4h) | SPARE_A[7:0] | 7:0 | Spare Registers A. |
| | | | <gpioeco_4>.</gpioeco_4> |
| | | | [0]: GPIO_XA_00S (PAD_AD0). [1]: GPIO_XA_01S (PAD_AD1). |
| | | | [1]. GPIO_XA_01S (PAD_AD1). [2]: GPIO_XA_02S (PAD_AD2). |
| | | | [3]: GPIO_XA_03S (PAD_AD3). |
| | | | [4]: GPIO_XA_04S (PAD_WRZ). |



| Index (Absolute) | Mnemonic | Bit | Description | |
|----------------------|---------------|-------|---|----------------|
| | | | [5]: GPIO_XA_05S (PA | AD_RDZ). |
| | | | [6]: GPIO_XA_06S (PA | AD_ALE). |
| | | | [7]: Reserved. | A |
| | | | <gpioeco_2>.</gpioeco_2> | 2 (120) |
| | | | [8]: GPIO_XB_00\$ (P/ | |
| | | | [10]: GPIO_XB_02S_F | |
| | | | [11]: GPIO_XB_03S (F | |
| | | | <gpioeco_3>.</gpioeco_3> | 7 B_6/ II 16/1 |
| | | | [12]: GPIO_XC_00S (F | PAD_PWM0). |
| | | | [13] GPIO_XC_01S (F | PAD_PWM1) |
| | | | [14]. GPIO_XC_029 (F | |
| | | | [15]: GPIO_XC_03S (| PAD_PWM3). |
| 72h | REG1EE5 | 7:0 | Default : 0x00 | Access : K/W |
| 1EE5h) | SPARE_A[15:8] | 7:0 | See description of '1El | |
| 3h | REG1EE6 | 7:0 | Default : 0x00 | Access : R/W |
| 1EE6h) SPARE_ | SPARE_B[7:0] | 7:0 | Spare Registers B. | |
| | | | <gpiceco_5>.</gpiceco_5> | 2.40.410 |
| | | < = X | [0] GPIO_XD_00S (P [1]: GPIO_XD_01S (P | |
| | | | [2]: GPIO_XD_02\$ (P) | - |
| _ (| 1 6- | ·X | [3]: GPIO_XD_03S (PA | - |
| 73h | REG1EE7 | 7:0 | Default: 0x00 | Access : R/W |
| IEE7h) | - (//) | 7:0 | Reserved. | |
| 4h | REG1EE8 | 7:0 | Default : 0x00 | Access: R/W |
| 1 E E8h) | - | 7:0 | Reserved. | |
| 4h | REG1EE9 | 7:0 | Default: 0x00 | Access: R/W |
| 1EE9h) | - | 7:0 | Reserved. | T |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | 10,5 | | | |
| | | | | |
| | | | | |



| СНІРТОР | Register (Bank = 1E) | | |
|---------------------|--------------------------|----------------|-------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | |
| | | | |
| | | | |
| 76h | REG1EEC | 7:0 | Default : 0x00 Access : R/W |
| (1EECh) | UART_INNER_LOOPBACK[4:0] | 7:3 | |
| | | | |
| 76h | REG1EED | 7:0 | Default: 0x00 Access: R/W |
| (1EEDh) | - | 7:4 | Reserved. |
| | UART_PAD_INVERSE[1:0] | 3.2 | - CO : 13 |
| | UART_OUTER_LOOPBACK 1:01 | 1:0 | |
| | | | |
| | | | |
| | | | |
| 78h | REG1EF0 | 7.0 | Default : 0x00 Access : R/W |
| (1EF0h) | | 7:0 | Reserved. |
| 78h | REG1EF1 | 7:0 | Default: 0:00 Access: R/W |
| (1EF1h) |) <u>/</u> | 7:0 | Reserved. |
| 79h | REG1EF2 | 7:0 | Default: 0x00 Access: R/W |
| (1EF2h) | | 7:0 | Reserved. |
| 79h | REG1EF3 | 7:0 | Default: 0x00 Access: R/W |
| (1 F F3h) | 3 | 7.0 | Reserved. |
| 7Ah (1EF4h) | RÈC1EF4 | 7:0 | Default : 0x00 Access : RO |
| - | DECIEE | 7:0 | Reserved. |
| 7Ah (1EF5h) | REG1EF5 | 7:0 7:0 | Default: 0x00 Access: RO Reserved. |
| 7Bh | REG1EF6 | 7:0 | Default: 0x00 Access: RO |
| (1EF6h) | 110000 | 7:0 | Reserved. |
| 7Bh | REG1EF7 | 7:0 | Default : 0x00 Access : RO |
| (1EF7h) | | 7:0 | Reserved. |
| 7Ch | REG1EF8 | 7:0 | Default : 0x00 Access : RO |
| (1EF8h) | | 7:0 | Reserved. |



| CHIPTOP Register (Bank = 1E) | | | | |
|------------------------------|----------|-----|----------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 7Ch | REG1EF9 | 7:0 | Default : 0x00 | Access : RO |
| (1EF9h) | | 7:0 | Reserved. | |
| 7Dh | REG1EFA | 7:0 | Default: 0x00 | Access : RO |
| (1EFAh) | | 7:0 | Reserved. | • |
| 7Dh | REG1EFB | 7:0 | Default : 0x0 | Access : RO |
| (1EFBh) | | 7:0 | Reserved | |

OSD3 Register (Bank = 1F)

| OSD3 Reg | ister (Bank = 1F) | 10 | | |
|---------------------|-------------------|-----|--|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | 2,74 |
| 3Ch | REG1F78 | 7:0 | Default : 0x00 | Access : R/W |
| (1F78h) | SWOGDSR | 7 | Sub Window 0 Gra 0 Decrease. 1 Increase. | dient color Sign bit of Red color. |
| | SW0G DSTPR | 6.4 | | dient color Step of Red color. |
| | SWOGDINCR | 3:0 | | dient color Increase/Decrease value |
| 3Ch | REG1F79 | 7:0 | Default : 0x00 | Access : R/W |
| (1F79h) | SWOGDSG | 7 | Sub Window 0 Gra 0: Decrease. 1: Increase. | dient color Sign bit of Green color. |
| | SW0GDSTPG | 6:4 | ub Window 0 Gra | dient color Step of Green color. |
| | SWUGDINCG | 3:0 | Sub Window 0 Gra of Green color. | dient color Increase/Decrease value |
| 3Dh | REG1F7A | 7:0 | Default : 0x00 | Access: R/W |
| (1F7Ah) | SW0GDSB | 7 | Sub Window 0 Gra 0: Decrease. 1: Increase. | dient color Sign bit of Blue color. |
| | SWOGDSTPB | 6:4 | Sub Window 0 Gra | dient color Step of Blue color. |
| | SW0GDINCB | 3:0 | Sub Window 0 Gra of Blue color. | dient color Increase/Decrease value |
| 3Dh | REG1F7B | 7:0 | Default : 0x00 | Access : R/W |
| (1F7Bh) | SW0DAR | 7:4 | Sub Window 0 Gra | dient color Delta value of Red color. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|---------------|------------|--|
| | SW0DAG | 3:0 | Sub Window 0 Gradient color Delta value of Green color. |
| 3Eh | REG1F7C | 7:0 | Default : 0x00 Access : R/W |
| (1F7Ch) | - | 7:4 | Reserved. |
| | SW0DAB | 3:0 | Sub Window 0 Gradient color Delta value of Blue color |
| 3Eh | REG1F7D | 7:0 | Default: 0x00 Access: R/W |
| (1F7Dh) | SW0GDDE[7:0] | 7:0 | Sub Window 0 Gradient color DE range value[7:0]. |
| 3Fh | REG1F7E | 7:0 | Default: 0x00 Access: R/W |
| (1F7Eh) | - | 7:3 | Reserved. |
| | SW0GDDE[10:8] | 2:0 | See description for SW0GDDE[7:0]. |
| 3Fh | REG1F7F | 7:0 | Default : 0x00 Access : R/W |
| (1F7Fh) | SW0GDSDE[7:0] | 7:0 | Sub Window 0 Gradient color Sub DE range value[7:0] |
| (1F80h) | REG1F80 | 7:0 | Default: 0x00 Access: R/W |
| | - | 7:2 | Reserved |
| | SW0GDSDE[9:8] | 1:0 | See description for SW0GDSDE[7:0]. |
| 40h | REG1F81 | 7:0 | Default : 0x00 Access : R/W |
| (1F81h) | GDEN | | Gradient color enable. Pouble Buffer. |
| | | | 0: Disable. |
| | | | 1: Enable. |
| | YAT' | 6 | Reserved. |
| Θ | - (//) | 5 | Reserved. |
| | SWOGDOFEN | 4 | Sub Window 0 Gradient color Overflow enable. C: Disable. |
| | | | 1: Enable. |
| | SWIGDDESM | 3.2 | Sub Window 0 Gradient color DE Select Mode. |
| | (1) | Y - | 00: Sub DE is equal to full DE |
| X | | | 01: Sub DE at left side of DE |
| | X | | 10: Sub DE at both side of DE |
| | CIMOCDIVICI | | 11: Sub DE at right side of DE |
| | SWOGDVSEL | 1 | Sub Window 0 Gradient color Vertical Direction Select. 0: Vertical Direction Disable. |
| | | | 1: Vertical Direction Enable. |
| | SW0GDHSEL | 0 | Sub Window 0 Gradient color Horizontal Direction |
| | | | Select. |
| | | | 0: Horizontal Direction Disable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|------------|--------------------------------|--|
| | | | 1: Horizontal Dire | ction Enable. |
| 41h | REG1F82 | 7:0 | Default: 0x00 | Access : R/W |
| (1F82h) | SW0GDINIR[7:0] | 7:0 | Sub Window 0 Gra | adient color Initial value of Red color. |
| 41h | REG1F83 | 7:0 | Default : 0x00 | Access : R/W |
| (1F83h) | SW0GDINIG[7:0] | 7:0 | Sub Window 0 Gra | adient color Initial value of Green |
| 42h | REG1F84 | 7:0 | Default 0x00 | Access : R/W |
| (1F84h) | SW0GDINIB[7:0] | 7:0 | Sub Window 0 Gra | adient color Initial value of Blue color |
| 42h | REG1F85 | 7:0 | Default : 0x00 | Access : R/W |
| (1F85h) | SW1GDSR | | Sub Window 1 G 0: Decrease. | adient color Sign bit of Red color. |
| | | | 1: Increase. | |
| | SW1GDSTPR | 6:4 | Sub Window 1 Gra | adient color Step of Red color. |
| | SW1GDINCR | 3:0 | Sub Window 1 Gra | adient color Increase/Decrease value |
| 43h | REG1F86 | 7:0 | Default : 0x00 | Access : R/W |
| (1F86h) | SW1GDSG | (=) | Sub Window 1 Gr 0: Decrease | edient color Sign bit of Green color. |
| | | | 1: Increase. | |
| | SW1GDSTPG | 6:4 | Sub Window 1 Gra | adient color Step of Green color. |
| | SW1GDINCG | 3:0 | Sub Window 1 Gra | adient color Increase/Decrease value |
| <u>M'</u> | | | of Green color. | |
| 43h | REG1F87 | 7:0 | Default : 0x00 | Access : R/W |
| (11 87h) | SW1GDSB | 7 | | adient color Sign bit of Blue color. |
| | | | 0: Decrease. 1: Increase. | |
| · (.(| SW1GDSTPB | 6:4 | | adient color Step of Blue color. |
| X | SW1GDINCB | 3:0 | | adient color Step of Blue color. adient color Increase/Decrease value |
| | SWIGDINGS | 3.0 | of Blue color. | adient color increase/ Decrease value |
| 44h | REG1F88 | 7:0 | Default : 0x00 | Access : R/W |
| (1F88h) | SW1DAR | 7:4 | Sub Window 1 Gra | adient color Delta value of Red color. |
| | SW1DAG | 3:0 | Sub Window 1 Gra | adient color Delta value of Green color |
| 44h | REG1F89 | 7:0 | Default : 0x00 | Access : R/W |
| (1F89h) | - | 7:4 | Reserved. | |
| | SW1DAB | 3:0 | Sub Window 1 Gra | adient color Delta value of Blue color. |



| OSD3 Reg | gister (Bank = 1F) | | | |
|------------------|--------------------|------|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 45h | REG1F8A | 7:0 | Default : 0x00 | Access : R/W |
| (1F8Ah) | SW1GDDE[7:0] | 7:0 | Sub Window 1 Gra | adient color DE range value[7:0]. |
| 45h | REG1F8B | 7:0 | Default : 0x00 | Access : R/W |
| (1F8Bh) | - | 7:3 | Reserved. | |
| | SW1GDDE[10:8] | 2:0 | See description fo | r SW1GDDE[7:0]. |
| 46h | REG1F8C | 7:0 | Default: 0x00 | Access : R/W |
| (1F8Ch) | SW1GDSDE[7:0] | 7:0 | Sub Window 1 Gra | adient color Sub DE range value[7:0]. |
| 46h | REG1F8D | 7:0 | Default : 0x00 | Access : R/W |
| (1F8Dh) | - | 7:2 | Reserved. | - 1 |
| | SW1GDSDE[9:8] | 1:0 | See description fo | r SW1 GDSDE[7:0]. |
| 47h | REG1F8E | 7:0 | Default : 0x00 | Access : R/W |
| (1F8Eh) | - | 7:5 | Reserved. | |
| | SW1GDOFEN | 4 | Sub Window 1 Gra | adient color Overflow enable. |
| | | | 0: Disable. | |
| | | | 1. Enable. | |
| | SW1GDDESM | 3:2 | 4 | adient color DE Select Mode. |
| | | <=X | 00: Sub DE is equ | |
| | | | 01: Sub DE at left 10: Sub DE at bot | |
| | 1 6- | ·X ~ | 11. Sub DE at righ | |
| | SW1GDVSEL | 1 | | adient color Vertical Direction Select. |
| | | | 0: Vertical Direction | on Disable. |
| | | | 1: Vertical Direction | on Enable. |
| | SW1GDHSEL | 0 | - | adient color Horizontal Direction |
| | | | Select. | ation Disable |
| | | | 0: Horizontal Direct 1: Horizontal Direct | |
| 47h | REG1F8F | 7:0 | Default : 0x00 | Access : R/W |
| (1F8Fh) | SW1GDINIR[7.0] | 7:0 | | adient color Initial value of Red color. |
| 48h | REG1F90 | 7:0 | Default : 0x00 | Access: R/W |
| (1F90h) | SW1GDINIC[7:0] | 7:0 | | adient color Initial value of Green |
| - | | 7.0 | color. | adiciil Color Itilidal Value Ul Giecil |
| 48h | REG1F91 | 7:0 | Default : 0x00 | Access : R/W |
| (1F91h) | SW1GDINIB[7:0] | 7:0 | | adient color Initial value of Blue color |
| 49h | REG1F92 | 7:0 | Default : 0x00 | Access : R/W |



| OSD3 Re | gister (Bank = 1F) | | |
|---------------------|--------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| (1F92h) | SW2GDSR | 7 | Sub Window 2 Gradient color Sign bit of Red color. 0: Decrease. 1: Increase. |
| | SW2GDSTPR | 6:4 | Sub Window 2 Gradient color Step of Red color. |
| | SW2GDINCR | 3:0 | Sub Window 2 Gradient color Increase/Decrease value of Red color. |
| 49h | REG1F93 | 7:0 | Default: 0x00 Access: R/W |
| (1F93h) | SW2GDSG | 7 | Sub Window 2 Gradient color Sign bit of Green color. 0: Decrease. 1: Increase. |
| | SW2GDSTPG | 6:4 | Sub Window 2 Gradient color Step of Green color. |
| | SW2GDINCG | 3:0 | Sub Window 2 Gradient color Increase/Decrease value of Green color |
| 4Ah | REG1F94 | 7:0 | Default: 0x00 Access: R/W |
| (1F94h) | SW2GDSB | 7 | Sub Window 2 Gradient color Sign bit of Blue color. 0. Decrease. 1: Increase. |
| | SW2GDSTPB | 6:4 | Sub Window 2 Gradient color Step of Blue color. |
| | SW2GDINCB | 3:0 | Sub Window 2 Gradient color Increase/Decrease value of Blue color. |
| 4Ah | REG1F95 | 7:0 | Default: 0:00 Access: R/W |
| (1F95h) | SW2DAR | 7:4 | Sub Window 2 Gradient color Delta value of Red color. |
| 7 | SW2DAG | 3:0 | Sub Window 2 Gradient color Delta value of Green color. |
| 4Bh | REG1F96 | 7:0 | Default: 0x00 Access: R/W |
| (1 - 96h) | - | 74 | Reserved. |
| | SW2DAB | 3:0 | Sub Window 2 Gradient color Delta value of Blue color. |
| 4Bh | REG1F97 | 7:0 | Default: 0x00 Access: R/W |
| (1F97h) | SW2GDDE[7:0] | 7:0 | Sub Window 2 Gradient color DE range value[7:0]. |
| 4Ch | REG1F98 | 7:0 | Default : 0x00 Access : R/W |
| (1F98h) | - | 7:3 | Reserved. |
| | SW2GDDE[10:8] | 2:0 | See description for SW2GDDE[7:0]. |
| 4Ch | REG1F99 | 7:0 | Default : 0x00 Access : R/W |
| (1F99h) | SW2GDSDE[7:0] | 7:0 | Sub Window 2 Gradient color Sub DE range value[7:0]. |
| 4Dh | REG1F9A | 7:0 | Default: 0x00 Access: R/W |



| OSD3 Reg | gister (Bank = 1F) | | | |
|---------------------|--------------------|-----|--|-------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (1F9Ah) | - | 7:2 | Reserved. | |
| | SW2GDSDE[9:8] | 1:0 | See description for SW2GDSDE[7:0]. | |
| 4Dh | REG1F9B | 7:0 | Default : 0x00 Access : R/W | |
| (1F9Bh) | - | 7:5 | Reserved. | |
| | SW2GDOFEN | 4 | Sub Window 2 Gradient color Overflow enable. 0: Disable. 1: Enable. | |
| | SW2GDDESM | 3:2 | Sub Window 2 Gradient color DE Select Mode. 90: Sub DE is equal to full DE 11: Sub DE at left side of DE 10: Sub DE at both side of DE | |
| | SW2GDVSEL | 1 | 11: Sub DE at right side of DE Sub Window 2 Gradient color Vertical Direction Selection Direction Disable. 1: Vertical Direction Enable. | ect. |
| | SW2GDHSEL | | Sub Window 2 Gradient color Horizontal Direction Select. 0: Horizontal Direction Disable. 1: Horizontal Direction Enable. | |
| 4Eh | REG1F9C | 7:0 | Default 0x00 Access : R/W | |
| (1F9Ch) | SW2GDINIR[7:0] | 7:0 | Sub Window 2 Gradient color Initial value of Red co | olor. |
| 4Eh | REG1F9D | 7:0 | Default: 0x00 Access : R/W | |
| (1F9Dh) | SW2GB (N1C[7:0] | 7:0 | Sub Window 2 Gradient color Initial value of Green color. | |
| 4Fh | REG1F9E | 7:0 | Default : 0x00 Access : R/W | |
| (1F9Eh) | SW2GDINIB[7:0] | 7:0 | Sub Window 2 Gradient color Initial value of Blue co | olor. |
| 4Fh | REG1F9F | 7:0 | Default : 0x00 Access : R/W | |
| (1F9Fh) | SW3GDSR | 7 | Sub Window 3 Gradient color Sign bit of Red color. 0: Decrease. 1: Increase. | |
| | SW3GD\$TPR | 6:4 | Sub Window 3 Gradient color Step of Red color. | |
| | SW3GDINCR | 3:0 | Sub Window 3 Gradient color Increase/Decrease va | llue |
| 50h | REG1FA0 | 7:0 | Default : 0x00 Access : R/W | |
| (1FA0h) | SW3GDSG | 7 | Sub Window 3 Gradient color Sign bit of Green color Decrease. | r. |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|---------------|-----|---|--|--|
| | | | 1: Increase. | | |
| | SW3GDSTPG | 6:4 | Sub Window 3 Gradient color Step of Green color. | | |
| | SW3GDINCG | 3:0 | Sub Window 3 Gradient color Increase/Decrease value of Green color. | | |
| 50h | REG1FA1 | 7:0 | Default: 0x00 Access: R/W | | |
| (1FA1h) | SW3GDSB | 7 | Sub Window 3 Gradient color Sign bit of Blue color. 0: Decrease. 1: Increase. | | |
| | SW3GDSTPB | 6:4 | Sub Window 3 Gradient color Step of Blue color. | | |
| | SW3GDINCB | 3.0 | Sub Window 3 Gradient color Increase/Decrease value of Blue color. | | |
| 51h | REG1FA2 | 7:0 | Default: 0x00 Access: R/W | | |
| (1FA2h) | SW3DAR | 7:4 | Sub Window 3 Gradient color Delta value of Red color. | | |
| | SW3DAG | 3:0 | Sub Window 3 Gradient color Delta value of Green color. | | |
| 51h | REG1FA3 | 7:0 | Default: 0x00 Access: R/W | | |
| (1FA3h) | | 7:4 | Reserved. | | |
| | SW3DAB | 3.0 | Sub Window 3 Gradient color Delta value of Blue color. | | |
| 52h | REG1FA4 | 7.0 | Default: 0:00 Access: R/W | | |
| (1FA4h) | SW3GDDE[7:0] | 7.0 | Sub Window 3 Gradient color DE range value[7:0]. | | |
| 52h | REG1FA5 | 7:0 | Default: 0,00 Access: R/W | | |
| (1FA5h) | - | 7:3 | Reserved. | | |
| | SW3GDDE[10:8] | 2:0 | See description for SW3GDDE[7:0]. | | |
| 53h | REG1FA5 | 7:0 | Default : 0x00 Access : R/W | | |
| (1 - A6h) | SW3GDSDE[7]0] | 70 | Sub Window 3 Gradient color Sub DE range value[7:0]. | | |
| 53h | REG1FA7 | 7:0 | Default : 0x00 Access : R/W | | |
| (1FA7h) | | 7:2 | Reserved. | | |
| | SW3GDSDE[9:8] | 1:0 | See description for SW3GDSDE[7:0]. | | |
| 54h | REG1FA8 | 7:0 | Default : 0x00 Access : R/W | | |
| (1FA8h) | - | 7:5 | Reserved. | | |
| | SW3GDOFEN | | Sub Window 3 Gradient color Overflow enable. 0: Disable. 1: Enable. | | |
| | SW3GDDESM | 3:2 | Sub Window 3 Gradient color DE Select Mode. 00: Sub DE is equal to full DE | | |



| OSD3 Reg | gister (Bank = 1F) | | | |
|---------------------|--------------------|-----|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 01: Sub DE at left side of DE 10: Sub DE at both side of DE 11: Sub DE at right side of DE | |
| | SW3GDVSEL | 1 | Sub Window 3 Gradient color Vertical Direction Select. 0: Vertical Direction Disable. 1: Vertical Direction Enable. | |
| | SW3GDHSEL | 0 | Sub Window 3 Gradient color Horizontal Direction Select Of Horizontal Direction Disable. 1: Horizontal Direction Enable. | |
| 54h | REG1FA9 | 7.0 | Default: 0x00 Access: R/W | |
| (1FA9h) | SW3GDINIR[7:0] | 7:0 | Sub Window 3 Gradient color Initial value of Red color. | |
| 55h | REG1FAA | 7:0 | Default : 0x00 Access : R/W | |
| (1FAAh) | SW3GDINIG[7:0] | 7:0 | Sub Window 3 Gradient color Initial Value of Green color | |
| 55h | REG1FAB | 7.0 | Default: 0x00 Access R/W | |
| (1FABh) | SW3GDINIB[7:0] | 7:0 | Sub Window 3 Gradient color Initial value of Blue color. | |



PM_CEC Register (Bank = 21)

| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|--------------|--|-------------------------------|
| 00h | REG2100 | 7:0 | Default : 0x00 | Access : R/W |
| 2100h) | - | 7:4 | Reserved. | |
| | CEC_TX_LEN[3:0] | 3:0 | Number of bytes of data to Write this register to trigger 0: Only header block is set | er a new TX request. |
| 0h | REG2101 | 7:0 | Default : 0x03 | Access: R/W |
| 2101h) | CEC_SAMPLE_SEL[2:0] | 7:5 | Sample times select for CE 000: 1X. 0.1, 2X | EC line high/low-detection. |
| | TX_LOW_BIT_SEL[1:0] | 4:3 | when the current received 00: 1X nominal data bit pe 01: 1.4X nominal data bit 10: 1.5X nominal data bit 11: 1.6X nominal data bit | period. period. period. |
| - A- | RETRY_CNT[2:0] | 2:0 | | smitting a message (max). |
| 1h 2102h | REG2102 CEC_CTRL_EN | 7:0 7 | Default: 0.00 Enable CEC controller. 0: Disable. 1: Enable. Reserved. | Access: R/W |
| K | CEC_CLK_GATE | 5 | CEC main clock input is ga 0: Not gate. 1: Gate. | ated or not. |
| | CANCEL_TX_REG | 4 | Cancel current TX request 0: Normal. 1: Cancel. | : |
| | TX_FALLING_SHIFT_SEL[1: 0] | 3:2 | TX falling edge is shifted b 00: 0us. 01: 50us. 10: 100us. 11: 200us. | packward. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|--|------------------------------|-------------------------------|---|--|
| | TX_RISING_SHIFT_SEL[1:0 | 1:0 | TX rising edge is shifted backward. 00: 0us. | |
| | J | | 01: 50us. | |
| | | | 10: 100us. | |
| | | | 11: 200us. | |
| 01h | REG2103 | 7:0 | Default: 0x53 Access: R/W | |
| (2103h) | CEC_FREE_CNT2[3:0] | 7:4 | The necessary free bit period when new initiator wants to send a frame. | |
| | CEC_FREE_CNT1[3:0] | 3:0 | The necessary free bit period when pervious attempt to send frame is unsuccessful. | |
| 02h | REG2104 | 7:0 | Default: 0x07 Access: R/W | |
| (2104h) | CEC_LOGICAL_ADDR[3:0] | 7:4 | Device logical address. | |
| | CEC_FREE_CNT3[3:0] | 3.0 | The necessary free bit period when present initiator wants to | |
| | | | send another frame immediately after the previous one. | |
| 02h (2105h) | REG2105 | 7:0 | Default: 0x8C Access: R/W | |
| . (| CNT_10US_VALUE[7:0) | 7:0 | Number of counts to achieve 10us (integer part). 0: 256 clock cycles. 1: 1 clock cycle. 2: 2 clock cycles. 2:55: 255 clock cycles. | |
| A | DEC3106 | 7.0 | (Unit: clock cycle) | |
| (2106h) | REG2106 RX_BOUND_SHIFT(3:0) | 7:0 7:4 | Default : 0x03 Access : R/W RX upper/lower bound is shifted forward/backward N*10us. | |
| | | | | |
| | F_CNT_1005_VALUE[3:0] | 3:0 | Number of counts to achieve 10us (fractional part). This part is useless when CNT_10US_VALUE = 1 (clock cycle). (Unit: 0.0625 clock cycle). | |
| 03h | REG 2107 | 7:0 | Default: 0x08 Access: R/W | |
| (2107h) | IGNORE_UNEXP_OP_LEN | 7 | Ignore unexpected length for opcode 0~3. | |
| NSUP_CMD_ACT[1:0] 6:5 Action for non-supported command. 00: Ignore and ACK. 01: NACK. 1x: Feature abort. | | 00: Ignore and ACK. 01: NACK. | | |
| | CEC_CTRL_SEL | 4 | Select which CEC controller is active. 0: Normal CEC controller. 1: Power down hardware CEC controller. | |
| | LOST_ABT_SEL | 3 | Cancel TX request or retry if TX loses arbitration to a second | |



| Turders | Macmonia | D.11 | Description | |
|------------------|-------------------|------|--|---------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | initiator. | |
| | | | 0: Retry. | |
| | | | 1: Cancel. | |
| | CEC_OVERRIDE_FUN | 2 | Force CEC line low. | A • |
| | | | 0: Disable. 1: Enable. | |
| | - | 1 | Reserved. | |
| | DIS_EH | 0 | Disable CEC error handling. | |
| | | | 0: Normal. | |
| | | | 1: Distable. | |
| 04h | REG2108 | 7:0 | Default : 0x00 | Access : RO |
| (2108h) | HW_CEC_STS | 7 | Hardware CEC controller state | ıs. |
| | | | 0: Busy. | |
| | CEC_TX_REQ_STS | 6 | 1: Idle Indicate the TX request status | c (20) |
| | CLC_IX_KLQ_SIS | 0 | 0: End. | s (ku). |
| | | | 1: Ongoing | |
| | CEC_LINE | 5 | CEC line status. | |
| | CEC_RX_LEN[4.0] | 4:0 | The length of received messa | ge (RO). |
| | | | 0: Only header block is received | red. |
| 04h | REG2 109 | 7:0 | Default 0x00 | Access : RO |
| (2109h) | - 7/ | 7:1 | Reserved. | |
| | CHKSM_CMP_ERR_STS | 0 | Event status bit for checksum | |
| 07h | REG210E | 7:0 | Default: 0x00 | Access : R/W |
| (210Eh) | WAKEUP_INT_MASK | 7 | Mask wakeup event interrupt | |
| | OP3_OPERAND1_EN | 6 | | d operand specific to opcode 3. |
| (| OP2_OPERAND1_EN | 5 | · | d operand specific to opcode 2. |
| | OP_EN[4:0] | 4:0 | Wakeup enable for opcode 0 | |
| 07h | REG210F | 7:0 | Default : 0x00 | Access : R/W |
| (210Fh) | EXP_OP4_LEN[3:0] | 7:4 | Expected RX length for opcod | |
| | OPERAND_EN[3:0] | 3:0 | Header and opcode are not in Wakeup enable for the opera | |
| 08h | REG2110 | 7:0 | Default : 0x00 | Access: R/W |
| (2110h) | OPCODE0[7:0] | 7:0 | Revive opcode 0 to wake up. | ACCCSS I IV/ II |
| 08h | REG2111 | 7:0 | Default : 0x00 | Access : R/W |



| PM_CEC Register (Bank = 21) | | | | | |
|-----------------------------|---------------------|-----|-----------------------------------|----------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (2111h) | OPCODE1[7:0] | 7:0 | Revive opcode 1 to wake up. | | |
| 09h | REG2112 | 7:0 | Default : 0x00 | Access : R/W | |
| (2112h) | OPCODE2[7:0] | 7:0 | Revive opcode 2 to wake up. | | |
| 09h | REG2113 | 7:0 | Default : 0x00 | Access : R/W | |
| (2113h) | OPCODE3[7:0] | 7:0 | Revive opcode 3 to wake up. | <u> XO</u> | |
| 0Ah | REG2114 | 7:0 | Default : 0x00 | Access : R/W | |
| (2114h) | OPCODE4[7:0] | 7:0 | Revive opcode 4 to wake up. | | |
| 0Ah | REG2115 | 7:0 | Default: 0x00 | Access : R/W | |
| (2115h) | OP0_OPERAND[7:0] | 7:0 | Revive the operand specific to | opcode 0 to wake up | |
| 0Bh | REG2116 | 7:0 | Default: 0x00 | Access : R/W | |
| (2116h) | OP1_OPERAND[7:0] | 7:0 | Revive the operand specific to | opcode 1 to wake up. | |
| 0Bh | REG2117 | 7:0 | Default : 0x00 | Access R/W | |
| (2117h) | OP2_OPERAND0[7:0] | 7:0 | Revive the operand specific to | opcode 2 to wake up. | |
| (24401) | REG2118 | 7:0 | Default: 0x00 | Access : R/W | |
| | OP2_OPERAND1[7:0] | 7:0 | Revive the operand specific to | opcode 2 to wake up. | |
| 0Ch | REG2119 | /:0 | Default: 0x00 | Access : R/W | |
| (2119h) | OP3_OPERAND0[7:0] | 7.0 | Revive the operand specific to | opcode 3 to wake up. | |
| 0Dh | REG211A | 7:0 | Default: 0x00 | Access : R/W | |
| (211Ah) | OP3_OPERAND1[7:0] | 7.0 | Revive the operand specific to | opcode 3 to wake up. | |
| 0Dh | REG211B | 7:0 | Default : 0x04 | Access : R/W | |
| (211Bh) | OP_ACC_TYPE[4:0] | 7:3 | Access type for opcode 0~4. | | |
| | | | 0: Direct. | | |
| | CEC VED CIONED OF | | 1: Proadcast. | | |
| | CEC_VERSION[2:0] | 2:0 | CEC version. 000: Version 1.1. | | |
| 6 | | | 001: Version 1.2. | | |
| | | | 010: Version 1.2a. | | |
| | X | | 011: Version 1.3. | | |
| OFL | DEC. 140 | 7.0 | 1xx: Version 1.3a. | A P //W | |
| 0Eh (211Ch) | REG211C | 7:0 | | | |
| | PHYSICAL_ADDR[7:0] | 7:0 | Device physical address. | A P /W/ | |
| 0Eh (211Dh) | REG211D | 7:0 | Default : 0x00 | Access : R/W | |
| | PHYSICAL_ADDR[15:8] | 7:0 | See description of '211Ch'. | A D //// | |
| 0Fh | REG211E | 7:0 | Default: 0x00 | Access : R/W | |



| PM_CEC | Register (Bank = 21) | | | | |
|------------------------|----------------------|----------|---|-----------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (211Eh) | VENDOR_ID[7:0] | 7:0 | Device vendor ID. | | |
| 0Fh | REG211F | 7:0 | Default : 0x00 | Access: R/W | |
| (211Fh) | VENDOR_ID[15:8] | 7:0 | See description of '211Eh'. | • | |
| 10h | REG2120 | 7:0 | Default : 0x00 | Access : R/W | |
| (2120h) | VENDOR_ID[23:16] | 7:0 | See description of 211Eh | XO | |
| 10h | REG2121 | 7:0 | Default : 0x00 | Access : R/W | |
| (2121h) | - | 7:3 | Reserved | | |
| | ABORT_REASON[2:0] | 2:0 | Feature abort reason. | | |
| | | | 000: "Unrecognized opcode". | A | |
| | | | 001. "Not in correct mode to | respond". | |
| | | * | 010: "Cannot provide source" 011: "Invalid operand". | | |
| | | | 100: "Refused". | | |
| 11h | REG2122 | 7:0 | Default: 0x00 | Access R/W | |
| (2122h) | - | 7 | Reserved. | 7.7 | |
| V | WAKEUP | 6 | Wakeup interrupt event. | | |
| | RX_BIT_TOO_LONG | 5 | RX bit too long. | | |
| | RX_BIT_TOO_SHORT | | RX bit too short. | | |
| | HW_RX_EVENT_STS3 | 3 | | OR_ID message in power down | |
| | | | mode. | _ 5 1 | |
| | HW_RX_EVENT_STS2 | 2 | Receive GET_CEC_VERSION r | message in power down mode. | |
| | HW_RX_EVENT_ST\$1 | 1 | Receive GIVE_PHYSICAL_ADD | DRESS message in power down | |
| | | | mode. | | |
| | HW_RX_EVENT_STS0 | 0 | Receive GIVE_DEVICE_POWE | R_STATUS message in power | |
| | | | down mode. | | |
| 11h | REG2123 | 7:0 | Default : 0x00 | Access: RO | |
| (212 <mark>3</mark> h) | | 7:5 | Reserved. | | |
| | CEC_EVENT_INT[4.0] | 4:0 | CEC event status. | | |
| | | | [0]: New message received successfully. [1]: Message sent successfully. | | |
| | | | [2]: Retry failed. | , · | |
| | | | [3]: Lost arbitration to the sec | cond initiator. | |
| | · | | [4]: Follower transmits NACK. | T | |
| 12h | REG2124 | 7:0 | Default : 0x00 | Access : R/W | |
| (2124h) | - | 7:5 | Reserved. | | |



| PM_CEC Register (Bank = 21) | | | | | |
|-----------------------------|---------------------------|-----|-----------------------------|----------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | CEC_EVENT_INT_FORCE[4: 0] | 4:0 | Force CEC event interrupt. | | |
| 12h | REG2125 | 7:0 | Default : 0x00 | Access : R/W | |
| (2125h) | - | 7:5 | Reserved. | | |
| | CEC_EVENT_INT_CLEAR[4: 0] | 4:0 | Clear CEC event interrupt | XO | |
| 13h | REG2126 | 7:0 | Default : 0x00 | Access: R/W | |
| (2126h) | - | 7:5 | Reserved. | | |
| | CEC_EVENT_INT_MASK[4:0] | 4:0 | Mask CEC event interrupt. | | |
| 14h | REG2128 | 7:0 | Default : 0x00 | Access : R/W | |
| (2128h) | - | 7:4 | Reserved. | | |
| | CHKSUM_ERR_MASK | 3 | Checksum error wakeup inter | rupt mask. | |
| | CLR_CHKSUM_ERR | 2 | Clear checksum error. | | |
| | - | 1:0 | Reserved | | |
| 14h | REG2129 | 7:0 | Default: 0x00 | Access : R/W | |
| (2129h) | DEV_TYPE[7:0] | 7:0 | CEC device type for GET_PHY | CAL_ADDRESS message. | |
| 18h | REG2130 | 7:0 | Default : 0x00 | Access : R/W | |
| (2130h) | TX_DATA0[7:0] | 7:0 | Data block 0 for TX. | 1 | |
| 18h | REG2131 | 7:0 | Default: 0x00 | Access: R/W | |
| (2131h) | TX_DATA1[7:0] | 7:0 | Data block 1 for TX. | 1 | |
| 19h | REG2132 | 7:0 | Default : 0x00 | Access: R/W | |
| (2132h) | TX_DATA2[7:0] | 7:0 | Data block 2 for TX. | T | |
| 19h | REC2133 | 7:0 | Default : 0x00 | Access : R/W | |
| (2133h) | TX_DATA3[7:0] | 7:0 | Data block 3 for TX. | T | |
| 1Ah | REG 2134 | 7:0 | Default : 0x00 | Access : R/W | |
| (2134h) | TX_DATA4[7:0] | 7:0 | Data block 4 for TX. | 1 | |
| 1Ah | REG2135 | 7:0 | Default : 0x00 | Access : R/W | |
| (2135h) | TX_DATAS[7:0] | 7:0 | Data block 5 for TX. | | |
| 1Bh | REG2136 | 7:0 | Default : 0x00 | Access : R/W | |
| (2136h) | TX_DATA6[7:0] | 7:0 | Data block 6 for TX. | | |
| 1Bh | REG2137 | 7:0 | Default : 0x00 | Access : R/W | |
| (2137h) | TX_DATA7[7:0] | 7:0 | Data block 7 for TX. | | |



| index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|-----------------------|--------------|
| LCh | REG2138 | 7:0 | Default : 0x00 | Access : R/W |
| (2138h) | TX_DATA8[7:0] | 7:0 | Data block 8 for TX. | |
| LCh | REG2139 | 7:0 | Default : 0x00 | Access : R/W |
| (2139h) | TX_DATA9[7:0] | 7:0 | Data block 9 for TX. | |
| LDh | REG213A | 7:0 | Default : 0x00 | Access : R/W |
| 213Ah) | TX_DATA10[7:0] | 7:0 | Data block 10 for TX. | |
| Dh | REG213B | 7:0 | Default 10x00 | Access R/W |
| 213Bh) | TX_DATA11[7:0] | 7:0 | Data block 11 for TX. | |
| Eh | REG213C | 7:0 | Default : 0x00 | Access : R/W |
| 213Ch) | TX_DATA12[7:0] | 7:0 | Data block 12 for TX. | |
| Eh | REG213D | 7:0 | Default : 0x00 | Access : R/W |
| 213Dh) | TX_DATA13[7:0] | 7:0 | Data block 13 for TX | |
| h | REG213E | 7:0 | Default : 0x00 | Access : R/W |
| 13Eh) | TX_DATA14[7:0] | 7:0 | Data block 14 for TX. | |
| h | REG213F | 7:0 | Default: 0x00 | Access : R/W |
| 13Fh) | TX_DATA15[7:0] | 7:0 | Data block 15 for TX. | |
| h | REG2140 | 7.0 | Default: 0x00 | Access : RO |
| 140h) | RX_DATA0[7:0] | 7:0 | Data block 0 for RX. | |
| h | REG2141 | 7.0 | Default: 0x00 | Access : RO |
| 141h) | RX_DATA1[7:0] | 7:0 | Data block 1 for RX. | |
| h | REG2142 | 7:0 | Default : 0x00 | Access : RO |
| 142h) | RX_DATA2[7:0] | 7:0 | Data block 2 for RX. | |
| l h | REG2143 | 7:0 | Default : 0x00 | Access : RO |
| 143h) | RX_DATA3[7:0] | 7:0 | Data block 3 for RX. | |
| 2h | REG 2144 | 7.0 | Default : 0x00 | Access : RO |
| 144h) | RX_DATA4[7:0] | 7:0 | Data block 4 for RX. | |
| h | REG2145 | 7:0 | Default : 0x00 | Access : RO |
| 145h) | RX_DATA5[7:0] | 7:0 | Data block 5 for RX. | |
| Bh | REG2146 | 7:0 | Default : 0x00 | Access : RO |
| 2146h) | RX_DATA6[7:0] | 7:0 | Data block 6 for RX. | |
| 3h | REG2147 | 7:0 | Default : 0x00 | Access : RO |
| 2147h) | RX_DATA7[7:0] | 7:0 | Data block 7 for RX. | |
| ₽h | REG2148 | 7:0 | Default : 0x00 | Access : RO |



| PM_CEC | Register (Bank = 21 |) | | |
|---------------------|---------------------|-----|-----------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2148h) | RX_DATA8[7:0] | 7:0 | Data block 8 for RX. | |
| 24h | REG2149 | 7:0 | Default : 0x00 | Access : RO |
| (2149h) | RX_DATA9[7:0] | 7:0 | Data block 9 for RX. | |
| 25h | REG214A | 7:0 | Default : 0x00 | Access : RO |
| (214Ah) | RX_DATA10[7:0] | 7:0 | Data block 10 for RX. | N XU |
| 25h | REG214B | 7:0 | Default : 0x00 | Access : RO |
| (214Bh) | RX_DATA11[7:0] | 7:0 | Data block 11 for RX. | |
| 26h | REG214C | 7:0 | Default: 0x00 | Access : RO |
| (214Ch) | RX_DATA12[7:0] | 7:0 | Data block 12 for RX. | |
| 26h | REG214D | 7:0 | Default: 0x00 | Access : RO |
| (214Dh) | RX_DATA13[7:0] | 7:0 | Data block 13 for PX. | |
| 27h | REG214E | 7:0 | Default : 0x00 | Access #RO |
| (214Eh) | RX_DATA14[7:0] | 7:0 | Data block 14 for RX. | |
| 27h | REG214F | 7:0 | Default: 0x00 | Access : RO |
| (214Fh) | RX_DATA15[7:0] | 7:0 | Data block 15 for RX. | |



UHC0 Register (Bank = 24)

| UHC0 F | Register (Bank = 24) | | | |
|------------------------|----------------------|------------|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | НССАР | 7:0 | Default: 0x10 | Access : RO |
| (2400h) | CAPLENGTH | 7:0 | Capability Register Length. This register is used as an offset to be added to register base to determine the beginning of the Operational Register Space. | |
| 00h | - | 7:0 | Default : - | Access : - |
| (2401h) | - | 7:0 | Reserved. | |
| 01h | HCCAP | 7:0 | Default : 0x00 | Access : RO |
| (2402h) | HCIVERSION[7:0] | 7:1 | | Version Number. e register containing a BCD sion number supported by |
| 01 h | НССАР | 7:0 | Default: 0x01 | Access: RO |
| (2403h) | HCIVERSION[15:8] | 7:0 | See description of '2402h | |
| 02h | HCSPARAMS | 7:0 | Default : 0x01 | Access : RO |
| (2404h) | - N_PORTS | 7:4 3.0 | Number of Ports. This field specifies the number of physical downstre | |
| 02h ~ 03h | ₩ | 7:0 | ports implemented on the Default : | Access: - |
| (2405h ~ 2407h) | | 7:0 | Reserved. | Access |
| 04h | HCCPARAMS | 7;0 | Default : 0x06 | Access : RO |
| (2 <mark>4</mark> 08h) | - (1) | 7:3 | Reserved. | |
| * | ASYN_SCH_PARK_CAP | 2 | Asynchronous Schedule Park Capability. When this bit is set to '1', system software can specified and use a smaller frame list and configure the Host Controller via the Frame List Size field of USBCMD register. This requirement ensures the frame list is always physically contiguous. | |
| | PROG_FR_LIST_FLAG | 1 | Programmable Frame List When this bit is set to '1', and use a smaller frame list Controller via Frame List S register. This requirement | system software can specify st and configure the Host Size Field of USBCMD |



| UHC0 R | egister (Bank = 24) | | | |
|---------------------|---------------------|-----|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | always physically contiguo | us. |
| | - | 0 | Reserved. | |
| 04h ~ 07h | - | 7:0 | Default : - | Access : - |
| (2409h ~ 240Fh) | - | 7:0 | Reserved. | ~O. |
| 08h | USBCMD | 7:0 | Default 0x00 | Access: R/W |
| (2410h) | - | 7 | Reserved. | |
| | INT_OAAD | 6 | Interrupt on Asynchronous This bit is used as a doort | s Advance Doorbell. bell by software to ring the |
| | | X | Host Controller to issue an advance of Asynchronous | |
| | ASCH_EN | 5 | Asynchronous Schedule Enable. This bit controls whether the Host Controller sh | |
| | | | skip the processing of Asy 0: Do not process Asynchic | ronous Schedule. |
| | $\sim 0^{\circ}$ | | I. Use the ASYNCLISTAD. Asynchronous Schedule. | JR register to access the |
| | PSCH_EN | 4 | Periodic Schedule Enable. This bit controls whether to skip the processing of Periods. | |
| . (| 1 1-X | | 0. Do not process Periodic | |
| _ // | | • | 1: Use the PERIODICKIST Periodic Schedule. | BASE register to access the |
| | FRL_SIZE | 3.2 | Frame List Size. | |
| | | | This field specifies the size 00: 1024 elements (4096 | |
| | \$ 7' | V | 01: 512 elements (2048 b | , , |
| | | | 10: 256 elements (1024 b | |
| 6 | | • | 11: Reserved. | |
| | HC_RESET | 1 | Host Controller Reset. | |
| | | | This control bit is used by software to reset the Honoroller. Run/Stop. | |
| | RS | 0 | | |
| | | | - | the Host Controller proceeds |
| | | | with the execution of sche | dule. |
| | | | 0: Stop. 1: Run. | |
| 08h | | 7:0 | Default : 0x0b | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|----------------|-------------|---------------|---|---------------|
| (Absolute) | | | - 333 (p 133) | |
| (2411h) | - | 7:4 | Reserved. | |
| | ASYN_PK_EN | 3 | Asynchronous Schedule Park Mode Enable. Software uses this register to enable or disable the Park mode. When this register is set to 1, the Park mode is enabled. | |
| | - | 2 | Reserved | |
| | ASYN_PK_CNT | 1:0 | Asynchronous Schedule Park Mode Count. This field contains a count for the number of suscessive transactions that the Host Controller is allowed to execute from a high-speed queue head on Asynchronous Schedule. | |
| 09h | USBCMD | 7:0 | Default : 0x08 | Access : R/W |
| (2412h) | INT_THRC | 7:0 | Interrupt Threshold Control. This field is used by system software to select the maximum rate at which the Host Controller will issue interrupts. The only valid values are described below Value Maximum Interrupt Interval for High Spee 00h Reserved. 10h 1 micro-frame. 10h 2 micro-frames. 10h 4 micro-frames (default, equals to 1ms). 10h 16 micro-frames (2 ms). 20h 32 micro-frames (4 ms). 40h 64 micro-frames (8 ms). Note: For Full Speed, these registers are reserved. | |
| 09h | - | 7:0 | Default : - | Access : - |
| (2413h) | | 7:0 Reserved. | | T |
| 0Ah (2414h) | USESTS | 7:0 | Default : 0x00 | Access : R/WC |
| | - XV | 7:6 | Reserved. | |
| | INT_OAA | 5 | Interrupt on Async Advance. This status bit indicates the assertion of interrupt on Async Advance Doorbell. | |
| | H_SYSERR | 4 | Host System Error. The Host Controller sets this bit to 1 when a serious error occurred during a host system access involving the Host Controller module. | |
| | FRL_ROL | 3 | Frame List Rollover. | |



| UHC0 F | Register (Bank = 24) | | | |
|--|----------------------|-----|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | | his bit to 1 when the Frame its maximum value to zero. |
| | PO_CHG_DET | 2 | | his bit to '1' when any port n from '0' to '1'. In addition, OR of all of the PORTSC |
| | USBERR_INT | 1 | USB Error Interrupt. The Host Controller sets to completion of a USB transcondition. | |
| | USB_INT | O. | USB Interrupt. The Host Controller sets to completion of a USB trans | |
| OAh (2415h) USBSTS ASCH_STS PSCH_STS | | 7:0 | Default: 0x10 | Access: RO |
| | | 7 | Asynchronous Schedule S This bit reports the actual Schedule. Periodic Schedule Status. This bit reports the actual | |
| | RECLAMATION | 5 | Reclamation This is a read-only status empty of Asynchronous So | bit, and is used to detect an |
| | HCHALTED | Ò | '1'. The Host Controller se | er the Run/Stop bit is set to ts this bit to '1' after it has a result of the Run/Stop bit |
| | | 3:0 | Reserved. | |
| 0Bh | - (() | 7:0 | Default : - | Access : - |
| (2416h ~ 2417h) | - 1 | 7:0 | Reserved. | |
| 0Ch | USBINTR | 7:0 | Default : 0x00 | Access : R/W |
| (2418h) | - | 7:6 | Reserved. | |
| | INT_OAA_EN | 5 | | ce Enable. and the Interrupt on Async register is set to '1' also, the |



| UHC0 R | Register (Bank = 24) | | | |
|---------------------|----------------------|-----|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | Host Controller will issue a interrupt threshold. | n interrupt at the next |
| | H_SYSERR_EN | 4 | | and the Host System Error egister is set to '1' also, the |
| | FRL_ROL_EN | 3 | | and the Frame List Rollover is set to 1' also, the Host |
| | PO_CHG_INT_EN | 2 | Port Change Interrupt Enable. When this bit is set to 1', and the Port Change Debit in the USBSTS register is set to '1' also, the Hocontroller will issue an interrupt. USB Error Interrupt Enable. When this bit is set to '1' and the USBERRINT bit the USBSTS register is set to '1' also, the Host Controller will issue an interrupt at the next interrupt threshold. | |
| | USBERR_INT_EN | 1 | | |
| | USB_INT_EN | 7 | USBSTS register is set to ' | and the USBINT bit in the 1' also, the Host Controller next interrupt threshold. |
| och ~ oDh | | 7:0 | Default : - | Access : - |
| (2419h ~ 241Bh) | - /// | 7.0 | Reserved. | |
| 0Eh | FRINDEX | 2:0 | Default : 0x00 | Access : R/W |
| (241Ch) | FRINDEX[7:0] | 7:0 | Frame Index. This register is used by the frame into the Periodic France 125 microseconds. This reunless the Host Controller | gister cannot be written |
| 0Eh | FRINDEX | 7:0 | Default : 0x00 | Access : R/W |
| (241Dh) | - | 7:6 | Reserved. | |
| | FRINDEX[13:8] | 5:0 | See description of '1Ch'. | |
| 0Fh ~ 12h | - | 7:0 | Default : - | Access : - |
| (241Eh ~ 2424h) | - | 7:0 | Reserved. | |



| Index | Mnemonic | Bit | Description | |
|---------------------|--------------------|------------|--|---|
| (Absolute) | T INTERNITOR | | Бесеприоп | |
| 12h | PERIODICLISTBASE | 7:0 | Default: 0x00 | Access : R/W |
| (2425h) | PERI_BASADR[15:12] | 7:4 | _ | ne beginning address of the ne system memory. These bi |
| | - | 3:0 | Reserved | |
| l3h | PERIODICLISTBASE | 7:0 | Default: 0x00 | Access : R/W |
| 2426h) | PERI_BASADR[23:16] | 7:0 | See description of '25h'. | |
| .3h | PERIODICLISTBASE | 7:0 | Default : 0x00 | Access : R/W |
| 2427h) | PERI_BASADR[31:24] | 7:0 | See description of 25h'. | |
| L4h | ASYNCLISTADDR | 7:0 | Default : 0x00 | Access : R/W |
| (2428h) | ASYNC_LADR[7:5] | 7.5 | correspond to memory a | ne address of the next ad to be executed. These bit |
| .4h | - ACVAIGNATION | 7:0 | Reserved. | Access t D /W |
| .4n 2429h) | ASYNCLISTADOR | 7:0 | Default : 0x00 | Access : R/W |
| .5h | ASYNC_LADR[15:8] | 7.0 | See description of 28h. | A D / W |
| .5n 242Ah) | ASYNCLISTADDR | 7:0 | Default: 0x00 | Access : R/W |
| | ASYNC_LADR[23:16] | 7:0 | See description of '28h'. | |
| .5h 242Bh | ASYNCLISTADOR | 7:0 | Default 0x00 | Access : R/W |
| 13 | ASYNC_LADR[31,24] | 7:0 | See description of '28h'. | |
| 6h • 17h 242Ch ~ | | 7:0 | Default : - | Access :- |
| 42Fh) | Reserved | 7:0 | Reserved. | |
| 18h (2430h) | PORTSC | 7:0 | Default : 0x00 | Access : R/W, R/WC, |
| | PO_SUSP | 7 | Port Suspend (R/W). 1: Port is in suspend state 0: Port is not in suspend The Port Enable bit and define the port state as Bits [Port Enable, Suspend) 0X 10 | d state. Suspend bit of this register follows: |
| | | | | |
| | | | 11 | Suspend |



| UHC0 F | Register (Bank = 24) | | |
|---------------------|----------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | During the suspend state, downstream propagation of data is blocked on this port, except for port reset. While in the suspend state, the port is sensitive to resume detection. Writing a zero to this bit is ignored by the Host Controller. The Host Controller will unconditionally set this bit to a zero when. • The software sets Force Port Resume bit to a zero (from a one) • The software sets Port Reset bit to a one (from a zero) Note: Before setting this bit, RVN/STOP bit should be set to 0. |
| | F_PO_RESM | 6 | Force Port Resume (R/W). 1: Resume detected/driven on port. 0: Not resume detected/driven on port. Software sets this bit to a one to resume signaling. The Host Controller sets this bit to a one if a J-to-K transition is detected while the port is in the suspend state. When this bit transits to a one for the detection of a J-to-K transition, the Port Change Detect bit in USBSTS register is also set to a one. |
| | PO_FN_CHG | 5:4 | Port Enable/Disable Change (R/WC). 1: Port enable/disable status has changed. 0: No change. |
|) \ \ | PO_EN | Ø | Port Enable/Disable (R/W). 1: Enable. 0: Disable. Ports can only be enabled by the Host Controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. |
| | CONN_CHG | 1 | Connect Status Change (R/WC). 1: Change current connect status. 0: No change. This bit indicates a change has occurred in the port's current connect status. |
| | CONN_STS | 0 | Current Connect Status (RO). 1: Device is present on the port. 0: No device is present. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|----------------------|---|-------|--|---|
| | | | may not correspond di Status Change bit to be | current state of the port, and rectly to cause the Connect e set. When TST_FORCEEN is the output of U_HDISCON. |
| 18h | PORTSC | 7:0 | Default : 0x00 | Access : R/W, R |
| (2431h) | - | 7:4 | Reserved | XO. |
| | LINE_STS | 3:2 | Line Status (RO). These bits reflect the cand D- signal lines. | current logical Jevels of the D+ |
| | - | 1 | Reserved. | • |
| | PO_RESET | | reset sequence as defi Software writes a zero | ites a one to this bit, the bus ned in the USB spec. is started to this bit to terminate the bus are must keep this bit at a one |
| | | ()/· | long enough to ensure Note: Before setting the set to 0. | the reset sequence. bit, RUN/STOP bit should be |
| 19h 2432 n | \ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u> | 7:0 | Default : 0x00 | Access : R/W |
| | FORCE_TST_ENABLE | 7:1 | | t mode to issue test packet. Th clearing VBUS_OFF. Otherwise e successfully. |
| 19h | - | 7:0 | Default : - | Access : - |
| (2433h ~ 2433h) | | 7:0 | Reserved. | |
| 1Ah | HCMISC | 7:0 | Default : 0x40 | Access : R/W |
| (2434h) | | 7 | Reserved. | 1 , |
| (275711) | U_SUSP_N | | | 4 - J - |
| (243411) | U_SUSP_N | 6 | • | transceiver in suspend mode wer from power supplies. This |



| UHC0 F | Register (Bank = 24) | | | |
|---------------------|----------------------|-----|---|---------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (/ IDSOIGLE) | | | 00: 2 clocks (30 MHz) = 66 | ins. |
| | | | 01: 4 clocks (30 MHz) = 13 | |
| | | | 10: 8 clocks (30 MHz) = 26 | |
| | | | 11: 16 clocks (30 MHz) = 5 | 33ns. |
| | | | Full-Speed EOF2 Time: | • |
| | | | 00: 20 clocks (30 MHz) = 6 | 66ns. |
| | | | 01: 40 clocks (30 MHz) = 1 | .333us. |
| | | | 10: 80 clocks (30 MHz) = 2 | 66us. |
| | | | 11: 160 clocks (30 MHz) = | 5.3us. |
| | | | Low-Speed EOF2 Time: | • |
| | | | 00: 40 clocks (30 MHz) = 1 | |
| | | | 01: 80 clocks (30 MHz) = 2 | |
| | | | 10: 160 clocks (30 MHz) = | |
| | X | | 11: 320 clocks (30 MHz) = | 10.66us |
| | EOF1_TIME | 3:2 | EOF 1 Timing Points, contr | |
| | | | before next SOF. This value | _ · |
| | | | according to the maximum | packet size. |
| | | | High-Speed EOF1 Time: | |
| | | | 00. 540 clocks (30 MHz) = | |
| | | | 01: 360 clocks (30 MHz) = | |
| | | | 10: 180 clocks (30 MHz) = | |
| | 1 | | 11: 720 clocks (30 MHz) = Full Speed EDF1 Time: | 24uS. |
| | | | 00: 1600 clocks (30 MHz) = | - 53 3uc |
| ~ // | | | 01: 1400 clocks (30 MHz) = | |
| | | | 10: 1200 clocks (30 MHz) = | |
| | | | 11: 21000 clocks (30 MHz) | |
| | | | Low-Speed EOF1 Time: | , 0000. |
| | | | 00: 3750 clocks (30 MHz) = | = 125us. |
| | | • | 01: 3500 clocks (30 MHz) = | |
| | | | 10: 3250 clocks (30 MHz) = | |
| | | | 11: 4000 clocks (30 MHz) = | = 133us. |
| | ASYN_SCH_SLPT | 1:0 | Asynchronous Schedule Sle | ep Timer, controlling the |
| | | | Asynchronous Schedule slee | • |
| | | | 00: 5us. | |
| | | | 01: 10us. | |
| | Ť | | 10: 15us. | |
| | | | 11: 20us. | |
| 1Ah ~ 1Fh | - | 7:0 | Default : - | Access : - |



| Index | Mnemonic | Bit | Description | |
|--------------------|-----------------|-----|--|---|
| (Absolute) | | | | |
| (2435h ~ 243Fh) | - | 7:0 | Reserved. | |
| 20h | BMCS | 7:0 | Default: 0x10 | Access : R/W |
| (2440h) | FORCE_NO_CHIRP | 7 | Force Full/Low speed mode. | |
| | - | 6:5 | Reserved (must be set to ' | 0' at all times). |
| | VBUS_OFF | 4 | VBUS Off. This bit controls the voltagis OFF) or in other words, to VBUS On. 1. VBUS Off. | e on VBUS ON/OFF (default the signal U_DRVBUS. |
| | INT_POLARITY | 3 | Control the polarity of syst SYS_INT_N. 0: Active LOW (default). 1: Attive HIGH. | em interrupt signal |
| | HALF_SPEED | 2 | Half Speed Enable. 1. FIFO controller asserts of clock cycles. 0. FIFO controller asserts of this bit is set to '1' while in | • |
| | HDISCON_FLT_SEL | 1 | Select a timer to filter out of UTMI+. 0: Approximated to 135 us 1: Approximated to 270 us | noise of HDISCON from |
| | VBUS_FLT SEL | 0 | Select a timer to filter out UTMI+. This signal is valid connected. 0: Approximated to 135 us 1: Approximated to 472 us | when signal U_VBUSVLD is |
| 20h | BMCS | 7:0 | Default: 0x00 | Access : RO |
| (2441h) | - | 7:3 | Reserved. | |
| | HOST_SPD_TYP | 2:1 | Host Speed Type, indicating attached device. 10: HS. 00: FS. 01: LS. 11: Reserved. | g speed type of the |
| | VBUS_VLD | 0 | VBUS Valid. When the voltage on VBUS | |



| UHC0 R | egister (Bank = 24) | | | | |
|---------------------|---------------------|-----|--|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | | | threshold, this signal is vali | id when U_VBUSVLD is | |
| 21h | - | 7:0 | Default : - | Access : - | |
| (2442h ~ 2443h) | - | 7:0 | Reserved. | | |
| 22h | BUSMONINTSTS | 7:0 | Default / 0x00 | Access : R/WC | |
| (2444h) | - | 7:5 | Reserved. | | |
| | DMA_ERROR | 4 | DMA Error Interrupt. | | |
| | | | DMA operation cannot be t | | |
| | | N | | nen CPU initiates DMA to fill O, and DMA controller gets | |
| | • | | error response from system | | |
| | Y | | This bit can only be cleared | d by firmware. It is not | |
| | | | affected by USB bus reset. | | |
| | DMA_CMPLT | 3 | DMA Completion Interrupt | _ | |
| | | | DMA operation is finished normally. When CPU initiates DMA to fill up or read out device's FIFO, t | | |
| | | | bit will be set after mission | | |
| | | | | e. It is not affected by USB | |
| | | | bus reset. | | |
| | DPLGRMV | 2 | Device Plug Remove. | | |
| | U .X-1 | | This register is set to '1' or | | |
| ~ // | | | removed. Writing '1' clears takes no effect. | this register and writing '0' | |
| 13 | ovc | 1 | Over Current Detection. | | |
| | OVC | | This register is set to '1' w | hen the VBUS does not | |
| | 4 7 | JU | • | e expected time. Writing '1' | |
| | | | _ | ting '0' takes no effect. This | |
| C (| | • | signal is valid when signal | U_VBUSVLD is connected. | |
| | VBUS_ERR | 0 | VBUS Error. | han tha Dua M. 'Y | |
| | | | This register is set to '1' will machine moves to "VBUS_ | | |
| | | | _ | ting '0' takes no effect. This | |
| | | | signal is valid when signal | - | |
| 22h ~ 23h | - | 7:0 | Default : - | Access : - | |
| (2445h ~ 2447h) | - | 7:0 | Reserved. | | |
| 24h | BUSMONINTEN | 7:0 | Default : 0x00 | Access : R/W | |



| Index | Mnemonic | Bit | Description | |
|--------------------|---------------|----------|---|-------------------------------|
| (Absolute) | | | | |
| (2448h) | - | 7:5 | Reserved. | |
| | DMA_ERROR_EN | 4 | DMA_ERROR interrupt ena | ble. |
| | DMA_CMPLT_EN | 3 | DMA_CMPLT interrupt enal | ole. |
| | BPLGRMV_EN | 2 | BPLGRMV interrupt enable. | |
| | OVC_EN | 1 | OVC interrupt enable. | XU |
| | A_VBUS_ERR_EN | 0 | A_VBUS_ERR interrupt ena | ble. |
| 24h ~ 27h | - | 7:0 | Default - | Access : |
| (2449h ~ 244Fh) | - | 7:0 | Reserved. | |
| 28h | TST | 7:0 | Default : 0x00 | Access : R/W |
| (2450h) | - | 7:5 | Reserved. | |
| | TST_LOOPBK | 4 | FIFO Loop Back Mode. | |
| | | | A '11 turns on the loop-back | |
| | | | to 17, the Host Controller w mode. During the loop-back | |
| | | | will use manual setting of [| |
| | | | master. | |
| | TST_MOD | 1 | Test Mode. | |
| | | | A '1' turns on the test mode | |
| | 1 6- | X | the Host Controller will enter mode can save simulation to | |
| | | • | In normal mode, the Host (| |
| M. | | | 10 ms detection of USB res | |
| | | | In test mode, the Host Cor | ntroller will use a smaller |
| | 4 7 | AU | number counter for USB re | set detection to save the |
| | | | test cycle on test machine. | |
| ((| TST_PKT | 2 | Test Mode for Packet. | * H H C |
| | | | Upon writing a '1' to this bi repetitively sends the packet | • |
| | | | transceiver. Run/Stop bit sl | • |
| | | | enable the function. | |
| | TST_KSTA | 1 | Upon writing a '1', the D+/I state. | O- is set to the high-speed I |
| | TST_JSTA | 0 | Upon writing a '1', the D+/I state. | D- is set to the high-speed |
| 28h ~ 37h | _ | 7:0 | Default : - | Access : - |



| UHC0 F | Register (Bank = 24) | | | |
|---------------------|----------------------|------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2451h ~ 246Fh) | - | 7:0 | Reserved. | |
| 38h | DMACTLPARA1 | 7:0 | Default : 0x00 | Access : R/W |
| (2470h) | - | 7:4 | Reserved. | |
| | DMA_IO | 3 | set when the DMA tan an IO device. If this re must be an integer mu the DMA_MADDR' mu | not to toggle address. This bit is get is not a system memory but gister is set to 1/2, the 'DMA_LEN ultiple of DWORD (4 byes), and ast align to the boundary of |
| | - | 2 | DWORD (4 bytes). Reserved. | |
| | DMA_TYPE DMA_START | | | er type of data moving, |
| | | | DMA_START | 0 |
| | | | DMA error. Note that i | f DMA_LEN and DMA_START are the DMA_LEN will take effect |
| 38h | DMACTLPARA1 | 7:0 | Default : 0x00 | Access : R/W |
| (2471h) | DMA_LEN[7:0] | (10) | DMA Length. The total bytes the DN | MA Controller will move. The unit |
| 39h | DMACTLPARA1 | 7:0 | Default : 0x00 | Access : R/W |
| (2472h) | DMA_LEN[15:8] | 7:0 | See description of `71 | h'. |
| 39h | DMACTLPARA1 | 7:0 | Default : 0x00 | Access : R/W |
| (2473h) | - | 7:1 | Reserved. | |
| | DMA_LEN[16] | 0 | See description of '71 | h'. |
| 3Ah | DMACTLPARA2 | 7:0 | Default: 0x00 | Access : R/W |
| (2474h) | DMA_MADDR[7:0] | 7:0 | DMA Memory Address The starting address of transfer. | s. of memory to request DMA |



| Index | Mnemonic | Bit | Description | | |
|-------------------|-------------------------|------------|--|--|--|
| (Absolute) | | | | | |
| 3Ah (2475b) | DMACTLPARA2 | 7:0 | Default : 0x00 | Access : R/W | |
| (2475h) | DMA_MADDR[15:8] | 7:0 | See description of `74h | <u>1′. </u> | |
| 3Bh | DMACTLPARA2 | 7:0 | Default : 0x00 | Access : R/W | |
| (2476h) | DMA_MADDR[23:16] | 7:0 | See description of 74h | | |
| 3Bh | DMACTLPARA2 | 7:0 | Default : 0x00 | Access : R/W | |
| (2477h) | DMA_MADDR[31:24] | 7:0 | See description of '74h | 1'. | |
| 3Ch∼3Fh | - | - | Default: | Access: | |
| (2478h~ 247Fh) | - | - | Reserved. | | |
| 40h | PROJ_SPEC_REG0 | 7:0 | Default: 0x00 | Access: R/W, WO | |
| (2480h) | DBUS_SELECT | 7:5 | Select debug hus bank | g. | |
| | UTMI_SELECT | 4 | Select external UTMI. | | |
| | OLD_XI2PV | 3 | Enable old version XIU access. | | |
| | CLK_STOP | 2 | Trigger the clock stop mechanism | | |
| | EN_RD_RD_SCRAMBLE | 1 | Enable memory inverte | ed read. | |
| | EN_RD_WR_SCRAMBLE | 0 | Enable memory invert | d write. | |
| 40h | PROJ_SPEC_REG1 | 7.0 | Default: 0x00 | Access: R/W | |
| (2481h) | SPLIT_SHORT_PKT_CLR_ACT | Г 7 | If the transfer is a peri | iodic split transaction, the activ | |
| | | X ' | status will be cleared v | when a short packet is received | |
| | NON_ALIGN_EN | 6 | Enable MIU address no | on-alignment mode. It also | |
| | | | means enabling new P | ———— — | |
| 12 | INVALID_MIU_ACS_INTEN | 5 | Enable interrupt when | MIU invalid write occurs. | |
| 7 | MIU_WR_PROTECT_EN | | Enable MIU write prote | ect. | |
| | DAT_RD_PRI_EN | 3 | The enable option (MI read". | U priority access) of the "data | |
| K | DAT WR_PRI_EN | 2 | The enable option (MIU priority access) of the "data write". | | |
| | QT_RD_PRI_EN | 1 | The enable option (MII read". | U priority access) of the "q-tab | |
| | QT_WR_PRI_EN | 0 | The enable option (MI) write". | U priority access) of the "q-tab | |
| 41h | PROJ_SPEC_REG2 | 7:0 | Default: 0x00 | Access: R/W | |
| (2482h) | QT_RD_PRI_SEL | 7:6 | The selection (delay tin | me of MIU priority assert) of th | |



| Index | Mnemonic | Bit | Description | |
|------------------------|----------------------|-----|--|---|
| (Absolute) | T INCINOTIC | | Beschpaon | |
| | QT_WR_PRI_SEL | 5:4 | The selection (delay ti | ime of MIU priority assert) of the |
| | | | "q-table write". | |
| | DAT_RD_PRI_SEL | 3:2 | The selection (delay ti "data read". | me of MIU priority assert) of the |
| | DAT_RD_PRI_SEL | 1:0 | The selection (delay ti "data write": | me of MIU priority assert) of the |
| 41h | - | 7:0 | Default: - | Access: - |
| (2483h) | - | 7:0 | Reserved. | |
| 42h | FDBUS_REG0 | 7:0 | Default: 0x00 | Access: RO |
| (2484h) | fusbh200_dbus[7:0] | 7:0 | Internal bus for debug | gging |
| 42h | FDBUS_REG1 | 7:0 | Default: 0x00 | Access: RO |
| (2485h) | fusbh200_dbus[15:8] | 7:0 | Internal bus for debug | gging. |
| 43h | FDBUS_REG2 | 7:0 | Default: 0x00 | Access: RO |
| (2486h) | fusbh200_dbus[23:16] | 7:0 | Internal bus for debug | ggi <mark>n</mark> g. |
| 43h | FDBUS_REG3 | 7:0 | Default: 0x00 | Access: RO |
| (2487h) | fusbh200_dbus[31:24] | 7:0 | Internal bus for debug | ging. |
| 44h | FDBUS_REG4 | 7:0 | Default: 0x00 | Access: RO |
| (2488h) | fusbh200_dbus[39:32] | 7.0 | Internal bus for debug | gging. |
| 44h | FDBUS_REG5 | 7:0 | Default: 0x00 | Access: RO |
| (248 <mark>9h</mark>) | fusbh200_dbus[47:40] | 7:0 | Internal bus for debug | gging. |
| 45h | STATUS REG | 7:0 | Default: 0x00 | Access: R/W1C |
| (248Ah) | - | 7:1 | Reserved. | |
| <u> </u> | INVALID_MIU_ACS | 0 | Interrupt status of inv | ralid MIU write. |
| 45h | - | 7:0 | Default: - | Access: - |
| (248B) | | 7:0 | Reserved. | |
| 46h | MIU_WRITE_RANGE0 | 7:0 | Default: 0x00 | Access: R/W |
| (248Ch) | LOWER_BOUND[7:0] | 7:0 | MIU write protect lower boundary address[7:0]: MIU write will be an invalid access if the write address is above the upper boundary address or below the lower boundary address. | |
| 46h | MIU_WRITE_RANGE1 | 7:0 | Default: 0x00 | Access: R/W |
| (248Dh) | LOWER_BOUND[15:8] | 7:0 | write will be an invalid | er boundary address[15:8]: MIII I access if the write address is dary address or below the lowe |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|--------------------------|---|
| | | | boundary address. | |
| 47h | MIU_WRITE_RANGE2 | 7:0 | Default: 0x00 | Access: R/W |
| (248Eh) | LOWER_BOUND[23:16] | 7:0 | MIU write will be an in | ver boundary address[23:16]: invalid access if the write address fundary address or below the ess. |
| 47h | MIU_WRITE_RANGE3 | 7:0 | Default: 0xFF | Access: R/W |
| (248Fh) | UPPER_BOUND[7:0] | 7:0 | write will be an invalid | per boundary address[7:0]: MIU daccess if the write address is address or below the lower |
| 48h | MIU_WRITE_RANGE4 | 7:0 | Default: 0xFF | Access: R/W |
| (2490h) | UPPER_BOUND[15:8] | 7:0 | write will be an invalid | per boundary address[15:8]. MIN d access if the write address is adary address or below the lowe |
| 48h | MIU_WRITE_RANGE5 | 7:0 | Default: 0xFF | Access: R/W |
| (2491h) | UPPER_BOUND[23:16] | | MIU write will be an ir | per boundary address[23:16]: Invalid access if the write addrese oundary address or below the less. |
| 49h~7Fh | | - | Default: | Access: R/W |
| (2492h ~ 24FFh) | | | Reserved. | |
|) { | | | | |



ATOP Register (Bank = 25)

| ATOP Re | gister (Bank = 25) | | | |
|--|--------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2500 | 7:0 | Default: 0x40 | Access: R/W |
| (2500h) | - | 7 | Reserved. | |
| | VD_AMUX | 6 | 0/1=select ADC RGB/CYU | for VD. |
| | VD_RGB_EN | 5 | 1=enable ADC RGB/CYU for SCART RGB fast blanking function. | |
| | VD_YC_EN | 4 | 1=enable S-Video input fu | unction. |
| | VD_EN | 3 | 1=enable VD function. | |
| | DVI_EN | 2 | 1=enable DVI function. | A |
| | ADC_ENB | 1 | 1 enable ADC_B RGB fun | ction. |
| ADC_ENA 0 1=enable ADC_A RGB function. | | | ction. | |
| 01h REG2502 | | 7:0 | Default : 0x00 | Access : R/W |
| (2502h) | - | 7:4 | Reserved | |
| | AMUXB[1:0] | 3:2 | Select ADC_B RGB channel 00: Select input channel 001: Select input channel 110: Select input channel 2 | for ADCB. |
| | AMUXA[1:0] | 1:0 | Select ADC A RGB channel 00: Select input channel 0 01: Select input channel 1 10: Select input channel 2 | for ADCA. |
| 02h | REG2504 | 7:0 | Default : 0xFF | Access: R/W |
| (2504h) | VD_CMUX(3.0) | 7:4 | Select VD SC channel. 0000=CVBS0. 0001=CVBS1. 0010=CVBS2. 0011=CVBS3. 0100=CVBS4(Y0). 0101=CVBS6(Y1). 0110=CVBS5(C0). 0111=CVBS7(C1). 1000=SOG0. 1001=SOG1. 1010=SOG2. | |



| ATOP Re | gister (Bank = 25) | ſ | T | |
|------------------|--------------------|-----|--------------------------------|----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | VD_YMUX[3:0] | 3:0 | Select VD CVBS/Y channel. | |
| | | | 0000=CVBS0. | |
| | | | 0001=CVBS1. | • |
| | | | 0010=CVBS2. | |
| | | | 0011=CVBS3. 0100=CVBS4(Y0). | |
| | | | 0100=CVBS6(*1). | |
| | | | 0110=CVBS5(C0). | |
| | | | 0111=CVB\$7(C1). | |
| | | | 1000=SOG0. | |
| | | | 1001=50G1. | 3 |
| | | | 1010=SOG2. | |
| 04h | REG2508 | 7:0 | Other=none. Default : 0xFF | Access : R/W |
| (2508h) | PDN_ADCREF | 7 | 1=power down ADC voltage i | |
| | PDN_VREF | 6 | 1=power down voltage refere | ence. |
| | PDN_ADCR | 5 | 1=power down ADC_R. | |
| | PDN_ADCG | 74 | 1≠power down ADC_6. | |
| | PDN_ADCB | 3 | 1=power down ADG_B. | |
| | PDN_PHD | 1 | 1=power down phase digitize | er. |
| | PDN_PLL | 1 | 1=power down ADC PLL. | |
| | PDN_DPLBG | 0 | 1=power down DPL bandgap | т Т |
|)4h | REG2509 | 7:0 | Default : 0xFF | Access : R/W |
| (2509h) | PDN_ICLR_Y | 7 | 1=power down I-clamp on Y | channel. |
| | PDN_ICLP_C | 6 | 1-power down I-clamp on C | channel. |
| | PDN ADCU | | 1=power down ADC_U. | |
| 6. | PDN_ADCY | 4 | 1=power down ADC_Y. | |
| X | PDM_ADCC | 3 | 1=power down ADC_C. | |
| | PDN_PHD2 | 2 | 1=power down VD PLL phase | e digitalizer. |
| | PDN_PLL2 | 1 | 1=power down VD PLL. | |
| | PDN_DPLBG2 | 0 | 1=power down VD PLL band- | gap. |
| 05h | REG250A | 7:0 | Default : 0xFF | Access : R/W |
| (250Ah) | PDN_HSYNC[2:0] | 7:5 | 1=power down HSYNC[2:0] o | comparator. |
| | GMC_BYPASS | 4 | 1=enable GMC bypass mode. | |
| | PDN_GMC_TUNE | 3 | 1=power down GMC tune. | |



| ATOP Re | gister (Bank = 25) | | | |
|---------------------|--------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | PDN_GMC_BIAS | 2 | 1=power down GMC bias circ | cuit. |
| | PDN_GMC_Y | 1 | 1=power down GMC on Y cha | annel. |
| | PDN_GMC_C | 0 | 1=power down GMC on C cha | annel. |
| 06h | REG250C | 7:0 | Default : 0xFF | Access : R/W |
| (250Ch) | PD_CLK[7:0] | 7:0 | Clock power down control. [0]: PD_CLKXTAL. [1]: PD_CLK200. [2]: PD_CLKPLLA. [3]: PD_CLKADCA. 4]: PD_CLKADCB. [5]: PD_CLKADCB. [6]: PD_CLKD_VD. [7]: PD_CLKGMC. [8]: PD_CLK_DVI. [9]: PD_CLK_DVI. [10]: PD_AUTO_HDCP. [11]: PD_AUTO_HDMI. [12]: PD_AUTO_HDMI. [13]: PD_ICLK. [14]: PD_CLK200_FB. [15]: PD_DVIDETCLK. | |
| 06h 📥 | REG250D | 7:0 | Default: 0xFF | Access : R/W |
| (250Dh) | PD_CLK[15:8] | 7:0 | See description of '250Ch'. | 1 |
| 07h | REG250E | 7:0 | Default : 0x00 | Access : R/W |
| (250Eh) | SOFTRST[7:0] | 7:0 | 1=soft reset for adcdvipll block [15:8]: reserved. [7]: Soft-reset atop control. [6]: Soft-reset hdmi. [5]: Soft-reset hdcp. [4]: Soft-reset dvi. [3]: Soft-reset pll_dig_b. [2]: Soft-reset adc_vd. [1]: Soft-reset pll_dig_a. [0]: Soft-reset adc_dig_a. | cks. |
| 07h | REG250F | 7:0 | Default : 0x00 | Access : R/W |
| (250Fh) | SOFTRST[15:8] | 7:0 | See description of '250Eh'. | |
| 08h | REG2510 | 7:0 | Default : 0x76 | Access : R/W |



| ATOP Re | gister (Bank = 25) | | | |
|------------------------|-----------------------|-----|--|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2510h) | MPLL_PDIV | 7 | Select mpll post divider. 0=div3. 1=div2.5. | |
| | MPLL_PORST | 6 | 1=mpll power-on reset | |
| | MPLL_RESET | 5 | 1=mpll reset. | |
| | MPLL_PD | 4 | 1=mpll power down. | |
| | MPLL_VCO_OFFSET | 3 | Mpll vco offset. | |
| | MPLL_ICTRL[2:0] | 2:0 | Mpll current control. | |
| 08h | REG2511 | 7:0 | Default : 0x0D | Access : RO, R/W |
| (2511h) | - | 7:6 | Reserved. | • |
| | MPLL_HV_FLAG | 5 | Mpll vco high supply voltage | flag. |
| | MPLL_LOCK | 4 | Mpll lock status. | |
| | MPLL_PD_VIFCLK | 3 | 1=power down mpll output of | divider clock for VIF ADC. |
| | MPLL_MCU_SEL[2:0] | 2:0 | Select moll-post divider for m 001 /2 5. 010: /3 011: /3.5. 100: /4. 101: /8. | icu clock, 000:MPLL_CLK/2. |
| 09h | REG2512 | 7:0 | Default: 0x10 | Access : R/W |
| (251 <mark>2</mark> h) | - 1. K | 7:6 | Reserved. | • |
| 1 | MPLL_OUTPUT_DIV1[1:0] | 5:4 | Select mpll output first divide | er, 00=div1, 01=div2, 10=div4, |
|) | MPLL_LOOP_DIV1[1:0] | 3.2 | select mpll loop first divider, 1=div8. | 00=div1, 01=div2, 10=div4, |
| C | MPLL_INPUT_DIV1[1:0] | 1:0 | Select mpll input first divider, 11=div8. | , 00=div1, 01=div2, 10=div4, |
| 09h | REG2513 | 7:0 | Default : 0x00 | Access : R/W |
| (2513h) | MPLL_INPUT_DIV2[7:0] | 7:0 | Select mpll input second divid | der, 0,1=div1, N=divN. |
| 0Ah | REG2514 | 7:0 | Default : 0x24 | Access : R/W |
| (2514h) | MPLL_LOOP_DIV2[7:0] | 7:0 | Select mpll loop second divid | er, 0,1=div1, N=divN. |
| 0Ah | REG2515 | 7:0 | Default : 0x00 | Access : R/W |
| (2515h) | MPLL_OUTPUT_DIV2[7:0] | 7:0 | Select mpll output second div | vider, 0,1=div1, N=divN. |
| 0Bh | REG2516 | 7:0 | Default : 0x3F | Access : R/W |
| (2516h) | MPLL_EN_SIFCK_DIV2 | 7 | 1=select output mpll sif clock | c div2. |



| ATOP Re | gister (Bank = 25) | | | | |
|---------------------|---------------------|-----|---|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | MPLL_EN_SIFCK | 6 | 1=enable output mpll sif adc clock. | | |
| | MPLL_OUTDIV_PD[5:0] | 5:0 | 1=power down mpll output divider clocks, [0]=PD USB CLK, [1]=PD DIV7, [2]=PD DIV5, [3]=PD DIV3, [4]=PD DIV2, [5]=PD DIV3.5. | | |
| 0Bh | REG2517 | 7:0 | Default: 0x00 Access: R/V | | |
| (2517h) | MPLL_TEST[7:0] | 7:0 | Mpll test registers. [4]: Enable mplNock detector. | | |
| 0Ch | REG2518 | 7:0 | Default: 0x01 Access 17/W | | |
| (2518h) | ADC_PLL_EXTCK | 7 | 1 select external clock mode for ADC PLL. | | |
| | ADC_PLL_SELBG | 6 | Select band-gap source for ADC PLL, 0=ADC bandgap, 1=GMC bandgap. | | |
| | ADC_PLL_PDIV[2:0] | 5:3 | ADC PLL clock post divider. b000: Div1. b001: Div2. b011: Div4. b111: Div8 others: Reserved. | | |
| | ADC_PLL_MULT[2:0] | 2:0 | ADC PLL clock multiplier = N+1. | | |
| 11h | REG2523 | 7:0 | Default: 0x00 Access: RO | | |
| (2523h) | - | 7:5 | Reserved. | | |
| | ADC_PLL_STATUS[4:0] | 4:0 | Adc pll detector status. [4]: DPL_HV_FLAG. [3]: DPL_LOCK. [2]: DPL_FLAG. [1]: DPL_DUTYH. | | |
| | | | 0]: DPL_DUTYL. | | |
| 12h | REG2524 | 7:0 | Default: 0x01 Access: R/W | | |
| (2524h) | VD_PLL_EXTCK | 7 | 1=select external clock mode for VD(ADCB) PLL. | | |
| | VD_PLL_SELBG | 6 | Select band-gap source for VD(ADCB) PLL, 0=GMC bandgap, 1=ADC bandgap. | | |
| | VD_PLL_PDIV[2:0] | 5:3 | VD(ADCB) PLL clock post divider. b000: Div1. b001: Div2. b011: Div4. b111: Div8. others: Reserved. | | |
| | VD_PLL_MULT[2:0] | 2:0 | VD(ADCB) PLL clock multiplier = N+1. | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|---------------------------------------|---|--------------------------|
| 17h | REG252F | 7:0 | Default : 0x00 | Access : RO |
| (252Fh) | - | 7:5 | Reserved. | |
| | VD_PLL_STATUS[4:0] | 4:0 | VD(ADCB) pll detector s [4]: DPL_HV_FLAG. [3]: DPL_LOCK. [2]: DPL_FLAG. [1]: DPL_DUTYL. [0]: DPL_DUTYL. | status. |
| 19h | REG2532 | 7:0 | Default: 0x00 | Access : R/W |
| (2532h) | - | 7 | Reserved. | |
| | ADC_ENC_OV | 6 1=override ADC offset cancel mode b | | cancel mode by register. |
| | 60 | | [5]=U. [4]=Y. [3]=C. [2]=B. [1]=G. [0]=R. | 2. |
| 19h | REG2533 | 7.0 | Default: 0x00 | Access : R/W |
| (2533h) | - ADC_GSHIFT_OV | 6 | Reserved. 1=overtide ADC gain sh | hift by register. |
| | ADC_GSHIFT[5:0] | 5:0 | Override enable ADC ga | ain shift. |
| M | | | [5]=U. [4]=Y. | |
|)` | | 7 | [3]=C. [2]=B. | |
| | 1 | | [1]=G. [0]=R. | |
| 1Ah | REG2534 | 7:0 | Default : 0x18 | Access : R/W |
| (2534h) | Y X V | 7:6 | Reserved. | |
| | ADC_VCTRL_RGB[2:0] | 5:3 | ADC voltage control for | ADC_RGB. |
| | ADC_IBIAS_RGB[2:0] | 2:0 | Select ADC main bias c | urrent for ADC_RGB. |
| 1Bh | REG2536 | 7:0 | Default : 0x55 | Access : R/W |

12/5/2008



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|---------------------|------------|---|
| (2536h) | ADC_ICTRL_RGB[7:0] | 7:0 | ADC RGB bias current control. |
| , | | | [13:12]: ADC reference buffer bias current control. |
| | | | [11:10]: ADC input buffer current control. |
| | | | [9:8]: ADC PGA bias current control. |
| | | | [7:6]: ADC 1st stage bias current control. |
| | | | [5:4]: ADC 2nd stage bias current control. |
| | | | [3:2]: ADC 3rd stage bias current control. |
| | | | [1:0]: ADC 4th stage bias current control. |
| LBh | REG2537 | 7:0 | Default: 0x15 Access: R/W |
| (2537h) | - | 7:6 | Reserved. |
| | ADC_ICTRL_RGB[13:8] | 5:0 | See description of '2536h'. |
| 1Ch | REG2538 | 7:0 | Default : 0x08 Access : R/W |
| (2538h) | - | 7:6 | Reserved. |
| | SOG_DISA | 5 | 1=disable active SOG comparator. |
| | SOG_THA[4:0] | 4:0 | Select SOG comparator threst old, step=10mv. |
| (2222) | REG2539 | 7:0 | Default: 0x00 Access : R/W |
| | ADCBWA[3:0] | 7.4 | Select ADC input filter pandwidth. |
| | | | 0000. 260MHz. |
| | | | 0001: 190MHz. |
| | | X · | 0010: 150MH2 |
| | U X | | 0011: 120MHz. |
| _ // | | | 0100: 60MHz. 0101: 30MHz. |
| | | | 0110: 25MHz. |
| | /XX, | | 0111: 23MHz. |
| | | | 1000: 21MHz. |
| | | | 1001: 20MHz. |
| <u> </u> | | | 1010: 18MHz. |
| | | | 1011: 17MHz. |
| | | | 1100: 16MHz. |
| | XV | | 1101: 15MHz. |
| | | | 1110: 14MHz. |
| | | | 1111: 6MHz. |
| | SOG_OPTERA | 3 | 0/1=disable/enable SOG input low bandwidth filter. |
| | SOG_BWA[2:0] | 2:0 | Select SOG input filter bandwidth. |
| 1Dh | REG253A | 7:0 | Default: 0x18 Access: R/W |
| (253Ah) | | 7:6 | Reserved. |



| ATOP Reg | gister (Bank = 25) | | | |
|---------------------|--------------------|-----|---|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | ADC_VCTRL_YC[2:0] | 5:3 | ADC voltage control for ADC_ | YC. |
| | ADC_IBIAS_YC[2:0] | 2:0 | Select ADC main bias current | for ADC_YC. |
| 1Eh | REG253C | 7:0 | Default : 0x55 | Access : R/W |
| (253Ch) | ADC_ICTRL_YC[7:0] | 7:0 | ADC YC bias current control. [13:12]: ADC reference buffer bias current control. [11:10]: ADC input buffer current control. [9:8]: ADC PGA bias current control. [7:6]: ADC 1st stage bias current control. [5:4]: ADC 2nd stage bias current control. [3:2]: ADC 3rd stage bias current control. | |
| 1Eh | REG253D | 7:0 | (0) ADC 4th stage bias up Default: 0x15 | Access : R/W |
| (253Dh) | - | 7:6 | Reserved. | |
| | ADC_ICTRL_YC[13:8] | 5:0 | See description of '253Ch'. | |
| 1Fh | REG253E | 7:0 | Default: 0x08 | Access : R/W |
| (253Eh) | - | 7:6 | Reserved | |
| 3 | SOG_DISB | 5 | 1=disable active SOG comparator. | |
| | SOG_THB[4:0] | 4:0 | Select SOG comparator thres | nold, step=10mv. |
| 1Fh | REG253F | 7:0 | Default : 0x00 | Access : R/W |
| (253Fh) | ADCBWB[3:0] | 7:4 | Select ADC input filter bandw | ridth. |
| | SOG_OPTFIRB | 3 | 0/1=disable/enable SOG inpu | it low bandwidth filter. |
| | SOG_BWB[2.0] | 2:0 | Select SOG input filter bandw | vidth. |
| 20h | REG2540 | 7:0 | Default : 0x00 | Access : R/W |
| (2540h) | - | 7.3 | Reserved. | |
| | HSYNC_LVL[2:0] | 2.0 | Select HSYNC trigger level. | I |
| 20h ~ 22h | - | 7:0 | Default : - | Access : - |
| (2541h ~ 2545h) | | - | Reserved. | |
| 23h | REG2546 | 7:0 | Default : 0x38 | Access : R/W |
| (2546h) | - 1 | 7 | Reserved. | |
| | CKEXT_SEL | 6 | 0/1=select VSYNC0/VSYNC1 | as pll external clock input. |
| | XTAL_EN | 5 | 1=enable XTAL pad (obsolete removal circuit & clocked by 2 | e, Hwreset need to pass glitch |
| | XTAL_SEL[1:0] | 4:3 | Select XTAL driving strength. | |
| | VDD2LO_EN | 2 | 1=enable vdd too low reset. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------|-----|--|---|--|
| | TST_POR[1:0] | 1:0 | Power on reset test reg | jisters. | |
| 23h | REG2547 | 7:0 | Default : 0x30 | Access : R/W | |
| (2547h) | XTAL_FREQ[7:0] | 7:0 | Set XTAL frequency for (default=12MHz, formal | timing detection normalization t=6.2 MHz). | |
| 24h | REG2548 | 7:0 | Default : 0x00 | Access : R/W | |
| (2548h) | REFDAC0[7:0] | 7:0 | ADC reference DACO of | utput level override value. | |
| 24h | REG2549 | 7:0 | Default: 0x0C | Access: R/W | |
| (2549h) | - | 7:5 | Reserved. | | |
| | REFDAC0_OV | 4 | 1=override ADC referno | ce DAC0 output. | |
| | REFDAC0[11:8] | 3:0 | See description of '2548 | 8h'. | |
| 25h | REG254A | 7:0 | Pefault : 0x00 | Access : R/W | |
| 254Ah) | REFDAC1[7:0] | 7.0 | ADC reference DAC1 | utput level override value. | |
| 25h | REG254B | 7:0 | Default 0x0C | Access : R/W | |
| 254Bh) | - | 7:5 | Reserved. | | |
| - | REFDAC1_OV | 4 | 1=override ADC referno | ce DAC1 output. | |
| | REFDAC1[11:8] | 3:0 | See description of '254Ah' | | |
| 26h | REG2540 | 7:0 | Default : 0x58 | Access : R/W | |
| (254Ch) | - | | Reserved. | | |
| 1 | REF_SEL_VD | 6 | Select ADC reference DAC for VD function (perfer DAC1 assigned to VD). | | |
| | REF_SEL[5:0] | 5:0 | | AC for ADC {U.Y.C.B.G.R}. | |
| | W() | | 0=DAC0. | | |
| 260 | REG254D | 7.0 | 1=DAC1. Default : 0x00 | Access to DAY | |
| on 254Dh) | KEUZ34D | 7:0 | Reserved. | Access : R/W | |
| | RDAU_ICTRL[1:0] | 1:0 | Select reference DAC b | iac current | |
| 28h | REG2550 | 7:0 | Default : 0x80 | Access : R/W | |
| 2550h) | VD_CGAIN[7:0] | 7:0 | VD ADC C channel gain | | |
| .8h | REG2551 | 7:0 | Default : 0x70 | Access : R/W | |
| .on 2551h) | VD_COPESET[7:0] | 7:0 | VD ADC C channel offse | | |
| .9h | REG2552 | 7:0 | Default: 0x80 | Access : R/W | |
| 9n 2552h) | VD_YGAIN[7:0] | 7:0 | VD ADC Y channel gain | | |
| | AD_IQUIN[\;0] | 7.0 | TADE I CHAIII EI GAIN | control (overnue). | |
| 29h | REG2553 | 7:0 | Default: 0x70 | Access: R/W | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|-----------------------|---------------|-----|--|--|--|
| 2Ah | REG2554 | 7:0 | Default: 0x00 Access: RO, R/W | | |
| (2554h) | VD_YGAIN_OV | 7 | 1=override VD ADC_Y gain control. | | |
| | VD_CGAIN_OV | 6 | 1=override VD ADC C gain control. | | |
| | - | 5 | Reserved. | | |
| | CLROVF_YC | 4 | Write an 1 to clear AD | CYC overflow flags. | |
| | OVF_YC[3:0] | 3:0 | ADC overflow flags, {C | VFY, UNFY, OVFC, UNFC}. | |
| 2Ch | REG2558 | 7:0 | Defaults 0x00 | Access: R/W | |
| (2558h) - 7 Reserved. | | | | | |
| | VMID_SELA | 6 | Select ymid mode. 0=controlled by ADCF gain, 1=constant voltage. | | |
| | BSEL_CVA[1:0] | 1.4 | Select vclamp voltage | | |
| | GSEL_CVA[1:0] | 3:2 | Select volume voltage of the select volume v | for ADC 6 input. clamp to VP3, 1x=clamp to Vmid. | |
| | RSEL_CVA[1:0] | 1:0 | Select volamp voltage of 00=clamp to gnd, 01= | for ADC R input. clamp to VP3, 1x=clamp to Vmid. | |
| 2Ch | REG2559 | 7:0 | Default : 0x00 | Access : R/W | |
| (2559h) | VMID_SELB | 6 | Reserved. Select vmid mode. 0=controlled by ADCU | gain, 1=constant voltage. | |
| | BSEL_CVB[1.N] | 5:4 | Select vclamp voltage for ADCB B input. Q0=clamp to gnd, Q1=clamp to VP3, 1x=clamp to Vmid. | | |
| | GSEL_CVB[1.0] | 3:2 | Select vclamp voltage for ADCB G input. Ousclamp to gnd, 01=clamp to VP3, 1x=clamp to Vmid. | | |
| | RSEL_CVB[1:0] | 10 | Select vclamp voltage for ADCB R input. 00=clamp to gnd, 01=clamp to VP3, 1x=clamp to Vmid. | | |
| Dh | REC 255A | 7:0 | Default: 0x10 | Access : R/W | |
| (255Ah) | - • | 7:5 | Reserved. | | |
| | ADC_INMSEL | 4 | 0/1=select ADC INM p | ins, differential/shared mode. | |



| ATOP Reg | gister (Bank = 25) | | | |
|---------------------|--------------------|-----|--|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | SVCLP[3:0] | 3:0 | Select GMC VCLAMP voltage | level. |
| | | | 0000=1.15V. | |
| | | | 0001=1.2V. | • |
| | | | 0010=0.85V. | |
| | | | 0011=0.90V. | |
| | | | 0100=0.95 V 0101=1.00 V | |
| | | | 0110=1.05V | |
| | | | 0111=1.10V | |
| | | | 1000=0.3V. | • |
| | | | 1001=0.4V. | A A B B B B B B B B B B |
| | | | 1010=0.5V. | |
| | | | 1011=0.6V. 1100=0.7V. | |
| | | | 1100=0.7V. 1101=0.8V. | |
| | | | 111x=0.6V. | |
| 2Dh | REG255B | | | Access R/W |
| (255Bh) | | | Reserved. | |
| | FB_RGBCLP | 6 | 0/1=select RGB clamp pulse | from VD/ADC for FB mode. |
| | CLAMP_YC_OV[1:0] | 5:4 | Override clamp control for YO | C, 0x=pulse. |
| | | | 10=disable. | |
| | | | 11=force clamp. | |
| | CLAMP_RGB2_OV[1:0] | 3:2 | Override clamp control for RO | GB2, 0x=pulse. |
| | | | 10=disable. | |
| | | | 11=force clamp. | |
| | CLAMP_RGB_OV[1:0] | 1.0 | Override clamp control for RO | GB, 0x=pulse. |
| | | | 10=disable. 11=force clamp. | |
| 2Eh | REG255C | 7:0 | Default : 0x00 | Access : R/W |
| (255Ch) | ICLP_M1[1:0] | 7:6 | Select I-clamp current range | - |
| | ICLP_M0[1:0] | 5:4 | Select I-clamp current range | for C channel. |
| | SEL_ICLAMP[3:0] | 3:0 | Select I-clamp bias current. | |
| 30h | REG2560 | 7:0 | Default : 0x01 | Access : R/W |
| (2560h) | GMC_UPD_SEL | 7 | 7 Select GMC update during 0=VSYNC. | |
| | | | 1=HSYNC. | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|------------------|-----|--|-------------------------------|
| | GMC_STS_SEL | 6 | Select GMC status. 0=GMC control code. 1=GMC tuning code. | |
| | GMC_HOLD | 5 | 1=hold current GMC contro | ol. |
| | GMC_UPDA | 4 | 1=always update GMC con | trol. |
| | GMC_HYS_TH[3:0] | 3:0 | Select GMC update hystere | sis threshold. |
| 30h | REG2561 | 7:0 | Default: 0x08 | Access : R/W |
| (2561h) | GMC_ACC_TH[7:0] | 7:0 | Select accumulator thresho | old for GMC control update. |
| 31h | REG2562 | 7:0 | Default 0x00 | Access : RO |
| (2562h) | GMC_STATUS[7:0] | 7:0 | GMC tuning status. [8]: Comparator output. [7:0]: GMC control/tuning | code. |
| 31h | REG2563 | 7:0 | Default: 0x00 | Access : RO |
| (2563h) | - | 7:1 | Reserved. | |
| | GMC_STATUS[8] | 0 | See description of '2562h'. | |
| 32h | REG2564 | 7.0 | Default . 0x00 | Access : R/W |
| (2564h) | GMC_TUNE_OV[7:0] | 7:0 | Override GMC tuning code [8]: 1=override enable. [7:0]: override value. | by register. |
| 32h | REG2565 | 7:0 | Default: 0x00 | Access : R/W |
| (2565h) | | 7:1 | Reserved. | |
| | GMC_TUNE_OV_81 | 0 | See description of '2564h'. | |
| 33h | REG2565 | 7:0 | Default : 0x00 | Access : R/W |
| (2566h) | GMC_CTRL_OV[7:0] | 7:0 | Override GMC control code [8]: 1=override enable. [7:0]: override value. | by register. |
| 33h | REC 2567 | 7:0 | Default : 0x00 | Access : R/W |
| (2567h) | - | 7:1 | Reserved. | |
| | GMC_CTRL_OV[8] | 0 | See description of '2566h'. | |
| 34h | REG2568 | 7:0 | Default : 0x1F | Access : R/W |
| (2568h) | - | 7:6 | Reserved. | |
| | GMC_CKDIV[5:0] | 5:0 | Select divider down ratio for | or GMC clock, clock div=2N+2. |
| 34h | REG2569 | 7:0 | Default : 0x40 | Access : R/W |
| (2569h) | | 7 | Reserved. | |



| ATOP Re | gister (Bank = 25) | | | |
|---------------------|--------------------|-----|--|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | AGC_GMC_1ST | 6 | 1=use GMC gain 2X first whe | en tuning AGC. |
| | GMC_YGAIN_OV[2:0] | 5:3 | 1=override GMC gain on Y ch | nannel. |
| | | | 0xx: Auto. | |
| | | | 100=1X. 101=2X. | A • |
| | | | 11x=4X. | XO |
| | GMC_CGAIN_OV[2:0] | 2:0 | 1=override GMC gain on C channel. 0xx: Auto. | |
| | | | 100=1X. 101=2X. 11x=4 X. | |
| 35h | REG256A | 7:0 | Default: 0x00 | Access : R/W |
| (256Ah) | TSTVCMM[7:0] | 7:0 | GMC common mode voltage | test mode. |
| 35h | REG256B | 7:0 | Default 0x00 | Access : R/W |
| (256Bh) | TSTVCMO[7:0] | 7:0 | GMC reserved registers. | |
| | REG256C | 7:0 | Default: 0x00 | Access: R/W |
| | TSTGMC_C[7:0] | 7:0 | GMC test registers for 6 channel. | |
| 36h | REG256D | 7:0 | Default : 0x00 | Access : R/W |
| (256Dh) | TSTGMC_Y[7:0] | 7.0 | GMC test registers for Y char | nnel. |
| 37h | REG256E | 7:0 | Default : 0x00 | Access : R/W |
| (256 Eh) | TST_GMC_TUNE[7:0] | 7:0 | GMC tune test register. | |
| 37h | REG256F | 7:0 | Default : 0x00 | Access : R/W |
| (256Fh) | - | 7:1 | Reserved. | |
| | TST_GMC_TUNE[8] | | See description of '256Eh'. | |
| 38 h | REG2570 | 7:0 | Default : 0x0F | Access : R/W |
| (2570h) | | 7 | Reserved. | |
| | CVB5O_MUXEN[2:0] | 6:4 | CVBS buffer input channel enable. [6]: 1=CP channel enable. [5]: 1=YN channel enable. [4]: 1=YP channel enable. | |
| | PDN_CVBSO_CPOS | 3 | 1=CP channel clamp power of | down. |
| | PDN_CVBSO_YPOS | 2 | 1=YP channel clamp power c | down. |
| | PDN_CVBSO_LSH | 1 | 1=power down CVBS output | buffer level shift. |
| | PDN_CVBSO | 0 | 1=power down CVBS output | buffer. |
| 39h | REG2572 | 7:0 | Default : 0x00 | Access : R/W |



| ATOP Reg | gister (Bank = 25) | | | |
|------------------------|--------------------|-----|--|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2572h) | CVBSO_YNMUX[3:0] | 7:4 | Select YN channel input. 0000=VCOM0. 0001=VCOM1. 0010=VCOM1. 0011=VCOM1. 0100=VCOM2. 0101=VCOM2. 0111=VCOM2. 1000=VCOM2. 1001=VCOM2. 1001=VCOM2. | |
| | CVBSO_YPMUX[3:0] | p.0 | Select YP channel input. 0000=CVBS0. 0001=CVES1. 0010=CVES2 0011=CVBS3. 0100=CVBS4(Y0). 0101=CVBS5(C0). 0111=CVBS7(C1). 1000=SOG0. 1010=SOG1. 1010=SOG2. 1011=CVBS DAC. | |
| 39h | REG2573 | _ | Default : 0x00 | Access : R/W |
| (2 <mark>5</mark> 73h) | | 7:4 | Reserved. | |



| ATOP Reg | gister (Bank = 25) | | | |
|---------------------|--------------------|-----|---|-------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CVBSO_CPMUX[3:0] | 3:0 | Select CP channel input. 0000=CVBS0. 0001=CVBS1. 0010=CVBS2. 0011=CVBS3. 0100=CVBS4(Y0). 0101=CVBS5(C0). 0110=CVBS6(Y1). 0111=CVBS7(C1). 1000=SOGO. 1001=SOG1. 1010=SOG2. 1011=CVBS DAC | |
| 3Ah | REG2574 | 7:0 | Default : 0x00 | Access : R/W |
| (2574h) | - | 7:6 | Reserved | |
| · - | CVBSO_ISINK[2:0] | 5:3 | Select CVBSO clamp sink curr | ent. |
| | CVBSO_HISOURCE | 2 | 1=enable CVBSO clamp high | sourcing current. |
| | CVBSO_CBW[1:0] | 1.0 | C charnel clamp bandwidth. | |
| 3Bh ~ 3Bh | | 7:0 | Default : - | Access : - |
| (2576h ~ 2577h) | | | Reserved. | |
| 3Ch | REG2578 | 7:0 | Default 0x0F | Access : R/W |
| (2578h) | | 7 | Reserved. | |
| 12 | CVBSO2_MUXEN[2:0] | 6:4 | CVBS buffer input channel en | able. |
| 7 | | | [6]. 1=CP channel enable. | |
| | | ~(| [4]: 1=YN channel enable. | |
| | PDN_CVBSO2_CPOS | 3 | 1=CP channel clamp power d | own |
| C (| PDN_CVBSO2_YPO9 | 2 | 1=YP channel clamp power d | |
| | PDN_CVBSO2_SH | 1 | 1=power down CVBS output | |
| | | 0 | | |
| 2Dh | PDN_CVBSO2 | | 1=power down CVBS output | |
| 3Dh | REG257A | 7:0 | Default: 0x00 | Access : R/W |



| ATOP Reg | gister (Bank = 25) | | | |
|---------------------|--------------------|----------------|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (257Ah) | CVBSO2_YNMUX[3:0] | 7:4 | Select YN channel input. 0000=VCOM0. 0001=VCOM1. 0010=VCOM1. 0011=VCOM1. 0100=VCOM2. 0101=VCOM2. 0111=VCOM2. 1000=VCOM2. 1001=VCOM2. 1001=VCOM2. 1011=COM2. | |
| | CVBSO2_YPMUX[3:0] | 3.0 | Select YP channel input. 0000=CVBS0. 0001=CVBS1. 0010=CVBS2 0011=CVBS3. 0100=CVBS4(Y0). 0101=CVBS5(C0). 0110=CVBS6(Y1). 1011=CVBS7(S1). 1000=SOG0. 1010=SOG1. 1010=CVBS DAC. | |
| 3Dh (257Bh) | REG257B | 7.0 7:4 | Default : 0x00 Reserved. | Access : R/W |



| ATOP Reg | gister (Bank = 25) | | | | |
|---------------------|--------------------|-----|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | CVBSO2_CPMUX[3:0] | 3:0 | Select CP channel input. 0000=CVBS0. 0001=CVBS1. 0010=CVBS2. 0011=CVBS3. 0100=CVBS4(Y0). 0101=CVBS5(C0). 0110=CVBS6(Y1). 0111=CVBS7(C1). 1000=SOG0. 1001=SOG1. 1010=SOG2. | | |
| 3Eh | REG257C | 7:0 | Default: 0x00 Access: R/W | | |
| (257Ch) | - | 7:6 | Reserved | | |
| | CVBSO2_ISINK[2:0] | 5:3 | Select CVBSO clamp sink current. | | |
| - | CVBSO2_HISOURCE | 2 | 1=enable CVBSO clamp high sourcing current. | | |
| | CVBSO2_CBW[1:0] | 1.0 | C sharnel clamp bandwidth. | | |
| 40h | REG2580 | 7:0 | Default: 0x40 Access: R/W | | |
| (2580h) | FBLANK_CKINV | . 1 | 1=invert fast blanking ADC sampling clock. | | |
| | PDN_BLANK | 6 | 1=power down fast blanking ADC. | | |
| ~ | FBLANK_SEL[1:0] | 5:4 | Select fast blanking input 00=none. 01=FB input 0. | | |
| 1 | | | 10=FB input 1. | | |
| | | | 11=5B input 2. | | |
| | FBLANK_GX[3:1] | 3:0 | Select fast blanking ADC gain. | | |
| 42h | REG2584 | 7:0 | Default : 0x00 Access : R/W | | |
| (2584h) | FB_MODE[1:0] | 7:6 | Select fast blanking mixing mode. 00=off. 01=blending by reg. 10=bi-level. 11=blending by FB. | | |
| | FB_CSC_EN | 5 | 1=enable RGB input color space conversion before fast flanking. | | |
| | FB_SRST | 4 | 1=software reset fast blanking down sample block. | | |
| | CSDOWN_168 | 3 | 1=enable down sampling RGB input from 16 fsc to 8 fsc. | | |
| | CSDOWN_84 | 2 | 1=enable down sampling RGB input from 8 fsc to 4 fsc. | | |



| ATOP Re | gister (Bank = 25) | | | |
|------------------------|--------------------|-----|--|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | FB_DTHR[1:0] | 1:0 | 1=enable dither for down sar [1]: Dither for 16-to-8 down [0]: Dither for 8-to-4 down sa | sample. |
| 43h | REG2586 | 7:0 | Default : 0x00 | Access : R/W |
| (2586h) | FB_FINE_DLY[1:0] | 7:6 | Select FB input fine delay. | |
| | FB_PG_DLY[5:0] | 5:0 | Select FB input pipe delay. Use as FB value for register r | node. |
| 43h | REG2587 | 7:0 | Default: 0x00 | Access : R/W |
| (2587h) | RGB_FINE_DLY[1:0] | 7:6 | Select RGB input fine delay. | |
| | RGB_PG_DLY[5:0] | 5:0 | Select RGB input pipe delay. | |
| 44h | REG2588 | 7:0 | Default: 0x00 | Access : R/W |
| (2588h) | - | 7:6 | Reserved. | |
| | FB_DOFFS[5:0] | 5:0 | Fast blanking input digital off | set adjust (0.6). |
| 44h | REG2589 | 7:0 | Default: 0x44 | Access R/W |
| (2589h) | FB_DGAIN[7:0] | 7:0 | Fast blanking input digital gai | in adjust (2.6). |
| 45h | REG256A | 7:0 | Default: 0x20 | Access : R/W |
| (258Ah) | - | 7.6 | Reserved. | |
| | FB_BILTH[5:0] | 5:0 | Select fast blanking active the | reshold for bi-level mode. |
| 45h | REG258B | 7:0 | Default : 0x00 | Access : RO, WO |
| (258 <mark>Bh</mark>) | | 7:6 | Reserved | |
| | FB_ACT_CLR | 5 | Write an 1 to clear FB_ACT fl | ag. |
| 12 | FB_ACT_FLAC | 4 | Fast blanking input active sta | tus (sticky flag). |
| | FBLANK_DOUT[3:0] | 3.0 | Fast blank input value status. | T |
| 45 h | REG258C | 7:0 | Default : 0x00 | Access : R/W |
| (258Ch) | CVBS_DAC_EN | 7 | 1=enable CVBS DAC. | |
| X | CVB_DAC_SEL | 6 | Select CVBS DAC input source | es. |
| | Y Y O | | 0: From video encoder. | |
| | CVBS_DAC_CLK_INV | 5 | 1: From VIF decoder. CVBS DAC clock invert enable | 2. |
| | | | 0: Disable clock invert. 1: Enable clock invert. | |
| | RESERVED_46H | 4 | Reserved. | |
| | - | 3:0 | Reserved. | |
| 46h | REG258D | 7:0 | Default : 0x00 | Access : R/W |



| ATOP Reg | gister (Bank = 25) | | | |
|---------------------|--|---|--|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (258Dh) | CVBS_DAC_GAIN[3:0] | 7:4 | CVBS DAC gain control. | |
| | CVBS_DAC_OFFSET[3:0] | 3:0 | CVBS DAC offset control. | |
| 47h | REG258E | 7:0 | Default : 0x00 | Access : R/W |
| (258Eh) | - | 7:2 | Reserved. | A • |
| | ADCBW_CU_OREN | 1 | ADC CU input filter bandwidtl 0: ADC CU input filter bandwi REG_ADCBWA. 1: ADC CU input filter bandwi REG_ADCBW_RB_OV. | idth controlled by |
| | ADCBW_RB_OREN ADC RB input filter bandwidth overvoor REG_ADCBWA. 1: ADC RB input filter bandwidth cor REG_ADCBWA. 1: ADC RB input filter bandwidth cor REG_ADCBW_RB_OV. | | idth controlled by | |
| 47h | REG258F | 7:0 | Default: 0x00 | Access : R/W |
| (258Fh) | ADCBW_CU_OV[3:0] | 7:4 | ADC Co input filter bandwidth overwrite. | |
| | ADCBW_RB_OV[3:0] | ADCBW_RB_OV[3:0] 3:0 ADC RB input filter bandwidth over | | h overwrite. |
| 48h | REG2590 | 7:0 | Default : 0x03 | Access : R/W |
| (2590h) | | 7.2 | Reserved. | |
| | PDN_MODULE | 1 | 1: Power down 2nd reference module. | |
| | PDN_VCLP | 0 | 1: Power down vclp reference | e voltage. |
| 4Ch | REG2598 | 7:0 | Default: 0x00 | Access: RO, R/W, WO |
| (2598h) | SAR2_DONE | 7 | 1-SAR one-shot mode done | status. |
| 7 | SAR2_TRIG | 6 | Write an 1 to restart SAR con | nversion. |
| | SARZ_EN | 5 | 0/1=power-down/enable SAF | R ADC. |
| K | SAR2_FREERUN | 4 | Select SAR ADC operation mode. Select SAR ADC operation mode. | ode. |
| | SAR2_CH_EN[3:0] | 3:0 | Channel enable bit for SAR[3 | :0] inputs. |
| 4Ch | REG2599 | 7:0 | Default : 0x04 | Access : R/W |
| (2599h) | SAR2_PERIOD[7:0] | 7:0 | SAR ADC input sampling puls | e duration. |
| 4Dh | REG259A | 7:0 | Default : 0x00 | Access : RO |
| (259Ah) | - | 7:6 | Reserved. | |
| | SAR2_DATA0[5:0] | 5:0 | SAR ADC channel 0 data. | |
| 4Dh | REG259B | 7:0 | Default : 0x00 | Access : RO |



| Index | Mnemonic | Bit | Description |
|----------------------------------|---|---|---|
| (Absolute) | | | |
| (259Bh) | - | 7:6 | Reserved. |
| | SAR2_DATA1[5:0] | 5:0 | SAR ADC channel 1 data. |
| 4Eh | REG259C | 7:0 | Default : 0x00 Access : RO |
| (259Ch) | - | 7:6 | Reserved. |
| | SAR2_DATA2[5:0] | 5:0 | SAR ADC channel 2 data. |
| 4Eh | REG259D | 7:0 | Default 10x00 Actess : RO |
| (259Dh) | - | 7:6 | Reserved |
| | SAR2_DATA3[5:0] | 5:0 | SAR ADC channel 3 data. |
| 4Fh | REG259E | 7:0 | Default : 0x01 Access : R/W |
| (259Eh) | SAR2_TEST[7:0] | 7.0 | SAR ADC test registers. [9:8]: select SAR ADC Bandwidth; 00=1MHz; 01=500KH |
| | | | 10=100KHz; 11=50KHz. |
| | | | [7:6]: select SAR ADC current; 00=100%; 01=120%; |
| | | | 10=150% 11=300%. |
| | | \ | [5]: 1=connect SAR ADC Input to Vref [4:3]: SAR clock main divider; 00=4; 01=16; 10=64; |
| | | | |
| | | | |
| | | | 11=256. [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; |
| | | | |
| | REG259F | 7:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; |
| 4Fh (259 F h) | REG259F | 7:0 7:2 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 01=7; 110=8; 111=10. |
| | REG259F SAR2_TEST[9:8] | | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 01=7; 110=8; 111=10. Default: 0x00 Access: R/W |
| (259 F h) 50h | 7 ,7 | 7:2 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| (259 F h) | SAR2_TEST[9:8] REG25A0 - | 7:2 1:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 Access: R/W Reserved. See description of '259Eh'. Default: 0x00 Access: R/W Reserved. |
| (259 F h) 50h | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] | 7:2 1:0 7:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| (259fh) 50h (25Adh) 50h | SAR2_TEST[9:8] REG25A0 - | 7:2 1:0 7:0 7 6 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 Access: R/W Reserved. See description of '259Eh'. Default: 0x00 Access: R/W Reserved. |
| (259fh) 50h (25Adh) 50h | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] | 7:2 1:0 7:0 7:6 5:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 01=7; 110=8; 111=10. Default: 0x00 Access: R/W Reserved See description of '259Eh'. Default: 0x00 Access: R/W Reserved. Select SCART function select switch (FSSW) low thresholds |
| (259fh) 50h (25Adh) 50h | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] | 7:2 1:0 7:0 7 6 5:0 7:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 01=7; 110=8; 111=10. Default: 0x00 Access: R/W Reserved. See description of '259Eh'. Default: 0x00 Access: R/W Reserved. Select SCART function select switch (FSSW) low threshold the period of the pe |
| (259fh) 50h (25A0h) 50h (25A1h) | \$AR2_TEST[9:8] REG25A0 - ID_THL[5:0] PEG25A1 - | 7:2 1:0 7:0 7:6 5:0 7:6 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| .50h | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] REG25A1 - ID_THH[5:0] | 7:2 1:0 7:0 7 6 5:0 7:6 5:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| (259fh) 50h (25A0h) 50h (25A1h) | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] PEG25A1 - ID_THH[5:0] REG25A2 | 7:2 1:0 7:0 76 5:0 7:6 5:0 7:0 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| (259fh) 50h (25A0h) 50h (25A1h) | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] PEG25A1 - ID_THH[5:0] REG25A2 ID1_EN ID1_SEL[2:0] | 7:2 1:0 7:0 7:6 5:0 7:6 5:0 7:6 5:0 7:6 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |
| (259fh) 50h (25A0h) 50h (25A1h) | SAR2_TEST[9:8] REG25A0 - ID_THL[5:0] REG25A1 - ID_THH[5:0] REG25A2 ID1_EN | 7:2 1:0 7:0 7 6 5:0 7:6 5:0 7:0 7 | [2:0]: SAR clock sub divider: 000=2; 001=3; 010=4; 011=5; 100=6; 101=7; 110=8; 111=10. Default: 0x00 |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|--------------------------------|-------------------|----------------|---|---------------------------|
| 51h | REG25A3 | 7:0 | Default : 0x00 | Access : RO |
| (25A3h) | - | 7:4 | Reserved. | |
| | SCART_ID1[1:0] | 3:2 | SCART ID1 level status. | |
| | SCART_ID0[1:0] | 1:0 | SCART ID0 level status | • |
| 54h | REG25A8 | 7:0 | Default : 0xC8 | Access : R/W |
| (25A8h) | ATTEN_CLPENR | 7 | 1=force a clamp duration when attenuator on. | |
| | ATTEN_CLPENF | 6 | 1=force a clamp duration | when attenuator off. |
| | ATTEN_CLPDUR[5:0] | 5:0 | Select clamp duration when switch from/to attenuator, V*1024 CLKFSC. | |
| 54h REG25A9 7:0 Default : 0x40 | | Default : 0x40 | Access : R/W | |
| (25A9h) | ATTEN_SWDLY[1:0] | | Select enable attenuator CLKFSC. | to switch mux delay, N*64 |
| | | | [5]. Override attenuator Y [4]: Enable attenuator Y [3]: Enable attenuator Y. [2]: Override attenuator (1): Enable attenuator (2) [0]: Enable attenuator C. | input mux. Čenable. |
| 55h | REG25AA | 7:0 | Default : 0x08 | Access: RO, R/W |
| (25AAh) | | 7 | Reserved. | |
| | AGC_COARSE(2:0) | 6:4 | VD coarse gain status. | |
| 12 | ATTEN_SVCLP[3:0] | 3:0 | Select clamp level when a | attenuator enable. |
| 56 | REG25AC | 7.0 | Default : 0x00 | Access : R/W |
| 25ACh) | ATTEN_TSTC[7:0] | 7.0 | D_C input attenuator te | st registers. |
| 56h | REG25AD | 7:0 | Default : 0x00 | Access: R/W |
| (25ADh) | ATT_N_TSTY[7:0] | 7:0 | VD_Y input attenuator te | st registers. |
| iAh | REG25B4 | 7:0 | Default : 0x00 | Access : R/W |
| 25B4h) | - | 7 | Reserved. | |
| | RAMP_EN | 6 | 1=enable ramp counter. | |
| | RAMP_VREF1 | 5 | 1=enable ramp counter t | o VREF_DAC1. |
| | RAMP_VREF0 | 4 | 1=enable ramp counter t | o VREF_DAC0. |
| | RAMP_DIV[3:0] | 3:0 | Select ramp speed divide 2^N - 1. | r. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|-----|---|------------------------------|
| 5Bh | REG25B6 | 7:0 | Default : 0x00 | Access : R/W |
| (25B6h) | ATOP_RESERVED[7:0] | 7:0 | Atop reserved registers. | |
| 5Bh | REG25B7 | 7:0 | Default: 0x00 | Access : R/W |
| (25B7h) | ATOP_RESERVED[15:8] | 7:0 | See description of '25B6h | • |
| 5Ch | REG25B8 | 7:0 | Default : 0x00 | Access : R/W |
| (25B8h) | ATOP_RESERVED[23:16] | 7:0 | See description of 2586h | |
| 5Ch | REG25B9 | 7:0 | Default: 0x00 | Access: R/W |
| (25B9h) | ATOP_RESERVED[31:24] | 7:0 | See description of '25B6h' | |
| 5Dh | REG25BA | 7:0 | Default: 0x00 | Access : R/W |
| (25BAh) | VIF_TST[7:0] | 7.0 | VIF test register. | |
| 50h | REG25C0 | 7.0 | Default : 0xFF | Access : R/W |
| (25C0h) | PDN_DVIPLL | 7 | 1=power down DVI PLL. | |
| | PDN_DVIPLLBG | 6 | 1=power down DVI PLL b | pand gap. |
| - | PDN_DVIPLLREG | 5 | 1=power down DVI PLL r | egulator. |
| | PDN_DMIBEX | 4 | 1=power down DVI output bias current. | |
| | PDN_DVICK | 3 | 1-power down DVI clock | receiver. |
| | PDN_DM[2:0] | 2.0 | 1=power down DVI de-m | ultiplexer. |
| 60h | REG25C1 | 7:0 | Default: 0x7F | Access : R/W |
| (25C1h) | - | 7 | Reserved | |
| | PDN_DVIRCK[1:0] | 6:5 | 1=power down DVI clock | channels pull-up resistors. |
| M | PDN_DVIRD[1:0] | 4:3 | 1=power down DVI data | channels pull-up resisitors. |
| | PDN_DPLMXP[2:0] | 2:0 | 1=power down DPL mixe | r [2:0]. |
| 5 1 h | REG25C2 | 7:0 | Default: 0x35 | Access : R/W |
| 25C2h) | | 7 | Reserved. | |
| | BBEN | 6 | 1=BBEN mode. | |
| | DM_MODE_OV[1:0] | 5:4 | Override DM operation me | ode. |
| | XO | | 0x=auto. | |
| | | | 10=high speed option mo 11=normal mode. | ode. |
| | SWCKB | 2 | | rch. |
| | SWCKB | 3 | 1=enable CLKB input swit | |
| | SWB | | 1=enable CLKA input swit | |
| | SWA | 0 | 1=enable DATA_B input s 1=enable DATA_A input s | |



| ATOP Reg | gister (Bank = 25) | | | | |
|---------------------|------------------------|--|---|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 61h | REG25C3 | 7:0 | Default : 0x10 | Access : R/W | |
| (25C3h) | HR_SEL[2:0] | 7:5 | Select DVI pull-up resistor. | | |
| | DVI_RCTRL[4:0] | 4:0 | DVI termination resistor cont | rol. | |
| 57h | REG25CE | 7:0 | Default : 0x00 | Access : R/W | |
| (25CEh) | - | 7:3 | Reserved. | <u> XU</u> | |
| | DVI_DPL_TST[50:48] | 2:0 | See description of 2508h'. | | |
| 58h | REG25D0 | 7:0 | Default: 0xC0 | Access: RO, R/W | |
| (25D0h) | HOTPLUG_OEN[1:0] | 7:6 | 0=hotplug GPIO[1:0] output | enable. | |
| | HOTPLUG[1:0] | OTPLUG[1:0] 5:4 Write HOTPLUG GPIO[1:0] output value Read HOTPLUG GPIO[1:0] input value and selection of the | | | |
| | DVI_DPL_STATUS[3:0] | 3.0 | DVI DPL detector status [3]: DVIPLL_LOCK. [2]: DVIPLL_FLAG. [1]: DVIPLL_DUTYH. [0]: DVIPLL_DUTYL. | | |
| 70h | REG25E0 | 7.0 | Default 0x00 | Access : RO | |
| (25E0h) | ADCDVI_IRQ_STATUS[7:0] | 7:0 | ADCDVI IRQ status. {0, SCART_ID1_CHG, SCART HDMI_MODE_CHG, DV_CK_ | | |
| 70h | REG25E1 | 7:0 | Default: 0x00 | Access : R/W | |
| (25E1h) | ADCDVI_IRQ_MASK[7:0] | 7:0 | ADCDVI IRQ mask control. | | |
| /1h | REG25E2 | 7:0 | Default : 0x00 | Access : R/W | |
| (25 - 2h) | ADCDVI_IRQ_FORCE[7:0] | 7:0 | ADCDVI IRQ force control. | | |
| 71 | REG25E3 | 7.0 | Default : 0x00 | Access : R/W | |
| 25E3h) | ADDVI_IRQ_CLR[7:0] | 7.0 | ADCDVI IRQ clear control. | - | |
| 72h 🔺 🌈 | REG25E4 | 7:0 | Default : 0x08 | Access : R/W | |
| (25E4h) | GAIN_AGC0[7:0] | 7:0 | Select ADC gain control for V | elect ADC gain control for VD AGC_COARSE=0. | |
| 72h | REG25E5 | 7:0 | Default : 0x10 | Access : R/W | |
| 25E5h) | GAIN_AGC1[7:0] | 7:0 | Select ADC gain control for V | /D AGC_COARSE=1. | |
| 73h | REG25E6 | 7:0 | Default : 0x10 | Access : R/W | |
| (25E6h) | GAIN_AGC2[7:0] | 7:0 | Select ADC gain control for VD AGC_COARSE=2. | | |
| 73h | REG25E7 | 7:0 | Default : 0xE0 | Access : R/W | |
| 25E7h) | GAIN_AGC3[7:0] | 7:0 | Select ADC gain control for V | | |
| 74h | REG25E8 | 7:0 | Default : 0xC1 | Access : R/W | |



| ATOP Reg | ATOP Register (Bank = 25) | | | | |
|---------------------|---------------------------|-----|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (25E8h) | GMC_AGC[3:0] | 7:4 | Select GMC gain control for VD AGC_COARSE. | | |
| | GSHIFT_AGC[3:0] | 3:0 | Select ADC gain shift control for VD AGC_COARSE. | | |
| 74h ~ 78h | - | 7:0 | Default : - Access : - | | |
| (25E9h ~ 25F1h) | - | - | Reserved. | | |



ADC Register (Bank = 26)

| ADC Reg | | | | | |
|---------------------|---------------------|-----|---|----------------------------|--|
| ADC Regi | ister (Bank = 26) | | Ī | | |
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG2600 | 7:0 | Default : 0x95 | Access : R/W | |
| (2600h) | PLLDIV[7:0] | 7:0 | ADC PLL divider ratio (htotal-MSB). | 3), (write sequence LSB -> | |
| 00h | REG2601 | 7:0 | Default : 0x06 | Access : R/W | |
| (2601h) | - | 7:5 | Reserved | | |
| | PLLDIV[12:8] | 4:0 | See description of 2600h'. | | |
| 01h | REG2602 | 7:0 | Default: 0x82 | Access : R/W | |
| (2602h) | BWCOEF[7:0] | 7:0 | ADC PLL bandwidth coefficier | nt. | |
| 01h | REG2603 | 7:0 | Default : 0x09 | Access : R/W | |
| (2603h) | FREQCOEF[7:0] | 7:0 | ADC PLL frequency coefficien | t. | |
| 02h | REG2604 | 7:0 | Default : 0x05 | Access : R/W | |
| (2604h) | DAMPCOEF[7:0] | 7:0 | ADC PLL damping coefficient. | | |
| (2606h) | REG2606 | 7:0 | Default 10x00 | Access : R/W | |
| | · | 7:6 | Reserved | | |
| | PHASE_CC[5:0] | 5:0 | Select ADC sampling clock ph | ase. | |
| 03h | REG2607 | 7:0 | Default : 0x08 | Access : R/W | |
| (2607h) | | 7:6 | Reserved. | | |
| | PHASE_DELTA[5:0] | 5:0 | Select ADC phase delta between | | |
| 04h | REG2608 | 7:0 | Default : 0x05 | Access : R/W | |
| (2608h) | PLL_STATUS_SEL[2:0] | 7:5 | Select pll digital status. | | |
| | PHD_CAL_DIS | 4 | Disable phase digitalizer calib | | |
| | SETTLE_CNT[3:0] | 3.0 | Select phase digitalizer settlin | | |
| 04h (2609h) | REG2609 | 7.0 | Default : 0xC6 | Access : R/W | |
| (20031) | WDOG_TOL[1:0] | 7:6 | Select PLL watch dog reset to | blerance. | |
| | IQCLR_TH[2:0] | 5:3 | Pll lock to unlock threshold. | | |
| 0Eh | IQSET_TH[2:0] | 2:0 | Pll unlock to lock threshold. | Access LPO | |
| 05h (260Ah) | PLL_STATUS[7:0] | 7:0 | Default : 0x00 | Access : RO | |
| (, | PLL_STATUSIV:UJ | 7:0 | PII digital status. 000: {LOCK, IQ, SLOW, FAST | , FREERUN, 3'b000}. | |
| 07h | REG260E | 7:0 | Default : 0x8A | Access : R/W | |
| | | | | , | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|--|----------------------------------|
| (260Eh) | HSYNC_POL | 7 | Input HSYNC polarity. | |
| (200111) | TISTING_TOL | , | 0: Low active. | |
| | | | 1: High active. | |
| | SOG_EN | 6 | Select pll locking source. | |
| | | | 0: HSYNC. | |
| | | | 1: SOG. | |
| | HSYNC_EDGE | 5 | Select pll locking edge. | |
| | | | 0: HSYNC leading edge. 1: HSYNC trailing edge. | |
| | CLAMP_EDGE | 1 | Select clamp reference ed | |
| | CLAINF_LDUL | | Of HSYNC trailing edge. | age. |
| | | | 1: HSYNC leading edge. | |
| | CCDIS | 3 | 1=disable clamp during c | oast region. |
| | WDOG_DIS | 2 | 1=disable ADC PLL watch | n dog, |
| | COAST_POL | 1 | Select coast polarity. | |
| | | | 0: Low active. | |
| | | | 1: High active. | |
| | DB_LOAD | 0 | 1=enable ADC register de | |
| 07h | REG260F | 7:0 | Default : 0x00 | Access : R/W |
| (260Fh) | HSOUT_PW[7:0] | 7:0 | Select extended HSOUT p | oulse width. |
| 08h | REG2610 | 7:0 | Default: 0x80 | Access : R/W |
| (26101) | GAIN_R[7:0] | 7:0 | ADC R channel gain contr | ol. |
|)8h | REG2611 | 7:0 | Default : 0x80 | Access : R/W |
| (2611h) | OFFSET_R[7:0] | 7:0 | ADC R channel offset con | trol. |
| 09h | REG2612 | 7:0 | Default : 0x80 | Access: R/W |
| (2612h) | GAIN_G[7:0] | 7:0 | ADC G channel gain contr | rol. |
| 09h 📞 | REG 2613 | 7:0 | Default: 0x80 | Access: R/W |
| (2613h) | OFFSET_G[7:0] | 7:0 | ADC G channel offset con | itrol. |
| DAh | REG2614 | 7:0 | Default: 0x80 | Access: R/W |
| (2614h) | GAIN_B[7:0] | 7:0 | ADC B channel gain contr | ol. |
|)Ah | REG2615 | 7:0 | Default : 0x80 | Access : R/W |
| (2615h) | OFFSET_B[7:0] | 7:0 | ADC B channel offset con | trol. |
| Bh | REG2616 | 7:0 | Default : 0x05 | Access : R/W |
| (2616h) | CLAMP_DLY[7:0] | 7:0 | Select clamp pulse start pedge. | position relative to input HSYNC |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|------------------------------|---|
|)Bh | REG2617 | 7:0 | Default : 0x05 | Access : R/W |
| (2617h) | CLAMP_DUR[7:0] | 7:0 | Select clamp pulse duration. | |
| OCh | REG2618 | 7:0 | Default: 0x24 | Access : R/W |
| 2618h) | HSOUT_GEN | 7 | 1=enable HSOUT puls | e extension. |
| | CLAMP_VEN | 6 | 1=enable clamp once | per vsync mode. |
| | RGB_SWAP[5:0] | 5:0 | | ar, [1:0]=SEL R, [3:2]=SEL G, 1=G, 10=B, 11=blank. |
| Ch | REG2619 | 7:0 | Default: 0x00 | Access : R/W |
| 2619h) | CLAMP_VDLY[7:0] | 7:0 | Clamp pulse line delay | from vsync |
| Dh | REG261A | 7:0 | Default: 0x00 | Access : R/W |
| 261Ah) | MASK_DUR[7:0] | 7:0 | Select blank ADC data | duration after HSYNC. |
| Dh REG261B | | 7:0 | Default: 0x7A | Access: R/W |
| 261Bh) | - | 7 | Reserved | |
| | MASK_EN[3:0] | 6:3 | Enable blank ADC for (| CAL. |
| | MASK_COAST | 2 | 1=blank ADC data dur | ring COAST. |
| | MASK_CDIS | 1 | 1=disable H blank AD | data during COAST. |
| | MASK_EDGE | | 0/1=select blank ADC edge. | data rom HSYNC leading/trailing |
| Eh _ | REG261C | 7:0 | Default: 0x40 | Access : R/W |
| 261 Ch) | TIMEOUT_H[7:0] | 7:0 | HSYNC activity timeou | t period (100us). |
| Eh | REG261D | 7:0 | Default: 0x64 | Access : R/W |
| 261Dh) | TIMEOUT_V[7:0] | 7:0 | VSYNC activity timeout | t period (ms). |
| F | REG261E | 7.0 | Default : 0x00 | Access : RO |
| 261Eh) | - | 7.3 | Reserved. | |
| | SOG_TOG | 2 | 1=active channel sog | toggle status. |
| X | VSYNC_TOG | 1 | 1=active channel vsyn | c toggle status. |
| | HSYNC_TOG | 0 | 1=active channel hsyn | nc toggle status. |
| 0h | REG2620 | 7:0 | Default : 0x00 | Access: R/W, WO |
| 2620h) | CALG_TRIG | 7 | Write an 1 to start gain | n CAL procedure. |
| | CALO_TRIG | 6 | Write an 1 to start offs | set CAL procedure. |
| | CALG_EN | 5 | 1=enable gain auto CA | AL procedure. |
| | CALO_EN | 4 | 1=enable offset auto (| CAL procedure. |



| ADC Reg | jister (Bank = 26) | | |
|---|--|--|--|
| Index (Absolute) | Mnemonic) | Bit | Description |
| | CALO_MODE[1:0] | 3:2 | Select offset CAL procedure, 0x(normal), 10(live only), 11(normal=>live). |
| | CALO_INPUT[1:0] | 1:0 | Select offset CAL reference, 0=CAL to internal vref, 1=CAL to input. [0]: Select for normal procedure. [1]: Select for live procedure. |
| 10h | REG2621 | 7:0 | Default : 0x04 Access : R/W |
| (2621h) | CALO_BLK | 7 | Select offset CAL target DOUT code. 0: 0. 1: 16. |
| CAL_STOP 6 1=stop CAL procedure. CAL_MANCH[1:0] 5:4 Select manual CAL channel. b00: R. b01: G. | | 1-stop CAL procedure. | |
| | | .4 | 000: R. |
| | | | b10: B |
| | CAL_DB_HS | 3 | 0/1 = select V5YNC/HSYNC to update CAL display. |
| | CALG_DISP | 2 | 1=enable gain CAL for display. |
| | CALG_DB_LD | | l=force load gain CAL result to display. |
| | CALG_DB_HOLD | 0 | 1=hold current tain CAL result for display. |
| 11h (262 <mark>2h</mark>) | REG2622 | 7:0 | Default: 0x92 Access: R/W |
| (202 | CALO_DISP | 7 | 1=enable offset CAL for display. |
| \mathcal{O} | CALO_DB_LD CALO_DB_HOLD | 5 | 1=force load CAL result to display. |
| | CALD_DISP | 3 | =enable digital offset CAL for display. |
| | CALD_DB_TH[3:0] | 3:0 | elect threshold level to update CAL result. |
| 11h | PEG2623 | 7:0 | Default : 0x40 Access : R/W |
| (262 <mark>3h</mark>) | CALO_HOLDY | 7 | 1=hold current ADC_Y offset CAL result. |
| \ | CAL_LOCK | 6 | 1=wait pll lock to start CAL for ADC mode. |
| | CAL_LIVET | 5 | 1=enable fast tracking in CAL live mode. |
| | CAL_LMT | 4 | 1=enable limit CAL result range for CAL live mode. |
| | CAL_LMTV[3:0] | 3:0 | Select limited range for CAL result update. |
| 12h | REG2624 | 7:0 | Default : 0x60 Access : R/W |
| (2624h) | 2624h) CAL_VS 7 1=CAL synchronize to VSYNC. | | 1=CAL synchronize to VSYNC. |
| | CAL_BW | 6 1=enable max ADC bandwidth during CA | |



| ADC Reg | ister (Bank = 26) | | | | |
|--|-------------------|------|--|--------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | CAL_COREV[3:0] | 5:2 | Select error coring threshold | for CAL fine mode. | |
| | CAL_ERRCOEF[1:0] | 1:0 | Select CAL error coefficient; 11=1/8. | 00=1; 01=1/2; 10=1/4; | |
| 12h | REG2625 | 7:0 | Default : 0x00 | Access : R/W | |
| (2625h) | - | 7 | Reserved. | | |
| | CALD_EN | 6 | 1=enable digital offset calibration function. | | |
| | CALD_DIT_CAL | 5 | 1=enable digital dither for Ca | AL. | |
| | CALD_DIT_DISP | 4 | 1=enable digital dither for di | splay. | |
| DGAIN_SEL[1:0] 3:2 Select digital gain of ADC data. b00: 1.0. b01: 1.004. b10: 1.008. b11: 1.016. | | ta. | | | |
| | CALD_MAX[1:0] | 1:0 | Select digital offset max range 11=4(8-bit LSF). | ge, 00=1, 01=2; 10=3; | |
| 13h | REG2626 | 7:0 | Default 0x0A | Access : R/W | |
| _ | RESERVED_13H[1:0] | 7:6 | Reserved. | | |
| | CAL_SWOV[1:0] | 5-4 | Override CAL switch control, 10=CALG_VL, 11=CALG_VH. | | |
| | CAL_A2D_STEP[3:01 | 3:0 | Define equivalent code of 1 A resolution. | ADC offset step (in 12-bit | |
| 13h | REG2627 | 7:0 | Default : 0x68 | Access: R/W | |
| (2627h) | NORM_GAIN[7:0] | 7:0 | Select ADC normal gain of 0. | 7Vpp for CALG. | |
| 14 | REG2628 | 7.0 | Default : 0x00 | Access: R/W | |
| (2628h) | CAL EDGE0 | 7 | 0/1=select CAL start from HS CAL to reference. | SYNC leading/trailing edge for | |
| | CAL_DLY0[6:0] | 6:0 | CAL pulse start delay (N+1). | | |
| 15h | REG262A | 7:0 | Default : 0x10 | Access: R/W | |
| (262Ah) | CAL_SMPDLY0[7:0] | 7:0 | CAL sample data delay (N+1 |). | |
| 15h | REG2628 | 7:0 | Default : 0x10 | Access: R/W | |
| (262Bh) CAL_SMPDURD[7:0] 7:0 CAL sample data duration (N+1). | | +1). | | | |
| 16h | REG262C | 7:0 | Default : 0x90 | Access : R/W | |
| (262Ch) | CAL_EDGE1 | 7 | 0/1=select CAL start from HS CAL live mode. | SYNC leading/trailing edge for | |
| | CAL_DLY1[6:0] | 6:0 | CAL pulse start delay (N+1). | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------|-----|----------------------------------|----------------------------------|
| 17h | REG262E | 7:0 | Default : 0x08 | Access : R/W |
| (262Eh) | CAL_SMPDLY1[7:0] | 7:0 | CAL sample data delay | (N+1). |
| L7h | REG262F | 7:0 | Default : 0x08 | Access : R/W |
| 262Fh) | CAL_SMPDUR1[7:0] | 7:0 | CAL sample data durat | ion (N+1). |
| .8h | REG2630 | 7:0 | Default : 0x00 | Access : R/W |
| 2630h) | CAL_SKIPLINE[7:0] | 7:0 | Skip lines for CAL pulse mode. | e, [3:0]=normal mode, [7:4]=live |
| .9h | REG2632 | 7:0 | Default : 0x00 | Access : R/W |
| 2632h) | CAL_WD[7:0] | 7:0 | Write data to CAL regis | sters. |
| .9h | REG2633 | 7:0 | Default: 0x00 | Access : R/W, WO |
| 2633h) | RESERVED_19H[2:0] | 7:5 | Reserved. | |
| | CAL_WP | 4 | Write an 1 to write dat | a to CAL registers. |
| | CAL_WSEL[3:0] | 3:0 | Select CAL registers to | write. |
| (26241) | REG2634 | 7:0 | Default 0x00 | Access : R/W |
| | RESERVED_1AH[3:0] | 7:4 | Reserved | |
| | CAL_STATUS_SEL[3:0] | 3:0 | Select CAL status repo | t. |
| .Bh | REG2636 | 7:0 | Default : 0x00 | Access : RO |
| 2636h) | CAL_STATUS[7:0] | 7.0 | Internal CAL status. | |
| .Bh | REG2637 | 7:0 | Default: 0x00 | Access : RO |
| 2637h) | CAL_STATUS[15:8] | 7:0 | See description of '263 | 6h'. |
| .Ch | REG2638 | 7:0 | Default: 0x00 | Access : RO |
| 2638h) | ADC_CLPERRIZ:0] | 7:0 | ADC clamp error status [11:8]=B. | s (format=S3), [3:0]=R, [7:4]=G, |
| .Ch | REG2639 | 7:0 | Default: 0x00 | Access : RO |
| 2639h) | | 7:4 | Reserved. | |
| X | ADC_CLPERR[11:8] | 3:0 | See description of '263 | 8h'. |
| Dh | REG263A | 7:0 | Default : 0x00 | Access : RO, WO |
| 263Ah) | - | 7 | Reserved. | |
| | CLROVE_RGB | 6 | Write an 1 to clear ADO | C_RGB overflow flags. |
| | OVF_RGB[5:0] | 5:0 | ADC overflow flags, {O UNFR}. | VFB, UNFB, OVFG, UNFG, OVFR, |
| .Eh | REG263C | 7:0 | Default : 0x00 | Access : R/W |
| 263Ch) | DITV_R[1:0] | 7:6 | ADC_R dither dc level. | |



| ADC Regi | ster (Bank = 26) | | |
|------------------|------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | DIT_CAL[2:0] | 5:3 | Select ADC dither mode for CAL. b000: Off. b001: 1-bit noise. b010: 2-bit noise. b011: 3-bit noise. b100: Seq2 1-bit toggle noise. b101: Seq2 2-bit toggle noise. b110: Seq4 2-bit toggle noise. b110: Seq4 3-bit toggle noise. |
| | DIT_DISP[2:0] | 2:0 | Select ADC dither mode for display. |
| 1Eh (263Dh) | REG263D | 7:0 | Default: 0x49 Access: R/W Reserved. |
| | DITV_B[2:0] | 6:4 | ADC_B dither de level. |
| | DITV_G[2:0] | 3:1 | ADC G dither dc level. |
| | DITV_R[2] | 0 | See description of '263Ch'. |



HDMI Register (Bank = 27)

| HDMI Re | egister (Bank = 27) | | | |
|--|---------------------|--|--|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 01h | REG2702 | 7:0 | Default : 0x00 | Access: R/W |
| VS_PKT 7 Vendor Specific Packet or User Specific NOTE: All bits in HDMIST1 register reading back 1 one or more than or received by the HDMI receiver enging previous read and the current read. No packet has been received since laback as 0. | | T1 register represent, when whore than one packets have been eceiver engine between the urrent read. | | |
| | ACR_PKT | 6 | Audio Clock Regeneration | on Packet received. |
| | ASAMPLE_PKT | 5 | Audio Sample Packer received. | |
| | GCP_PKT | 4 | General Control Packet received. | |
| | AVI_PKT | 3 | AVI InfoFrame Packet re | eceived. |
| | SPD_PKT | 2 | SPD InfoFrame Packet r | eceived. |
| | AUI_PKT | 1 | Audio InfoFrame Packet received. | |
| | MPEG_PKT | 0 | MPEG InfoFrame Packet | received. |
| 01h (2703h) | REG2703 | 70 | Default : 0x00 | Access : R/W |
| | GM_PKT | X | Reserved. Gamut Metadata Packet received. NOTE Bits [13:0] in register represent, when reading back 1, one or more than one packets have been received by the HDMI receiver engine between the previous real and the current read. No packet has been received since last read if a bit is reback as 0. | |
| | DSD_PKT | 4 | DSD Packet received. | |
| C. | ACP PKT | 3 | ACP Packet received. | |
| X | ISPC1_PKT | 2 | ISRC1 Packet received. | |
| | ISRC2_PKT | 1 | ISRC2 Packet received. | |
| | NULL_PKT | 0 | Null Packet received. | |
| 02h | REG2704 | 7:0 | Default : 0x00 | Access : R/W |
| (2704h) | VCLK_BIG_CHG | 7 | HDMI video clock freque | ency big change. |
| | CTSN_OV_RANGE | 6 | Received CTS N over rai | nge. |
| | PIX_DE_CNT_DIFF | 5 | Number of DE pixels changed. 0: No event. | |



| HDMI Re | egister (Bank = 27) | | |
|---------------------|---------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 1: Changed. |
| | - | 4 | Reserved. |
| | AFIFO34_FULL | 3 | Audio FIFO 3/4 Full. Write 1 to clear. |
| | AFIFO34_EMPTY | 2 | Audio FIFO 3/4 Empty. Write 1 to clear. |
| | AFIFO12_FULL | 1 | Audio FIFO 1/2 Full. Write 1 to clear. |
| | AFIFO12_EMPTY | 0 | Audio FIFO 1/2 Empty. Write 1 to clear. |
|)2h | REG2705 | 7:0 | Default: 0x00 Access: RO, R/W |
| 2705h) | - | 7.5 | Reserved. |
| | VCLK_STABLE | 4 | HDMI video clock stable or not 0: Not stable. 1: Stable |
| | - | 3.0 | Reserved. |
|)4h | REG2708 | 7.0 | Default: 0x00 Access: R/W |
| 2708h) | - | 7.6 | Reserved. |
| | AS_PBIT_ERR | 5 | Audio sample parity bit error detected. Write 1 to clean |
| | ASAMPLE_ERR | 4 | Audio sample packet receive error occurred; sample repeated. |
| 11 | UNSUPPKT | 3 | Unsupported Packet received. Write 1 to clear. |
| | CHECKSUM_ERR | 12 | Checksum error occurred; packet discarded. Write 1 to clear. |
| X | BCHPRTY_ERR | 1 | BCH parity error occurred; packet discarded. Write 1 to clear. |
| | BCHERR_CORRECTED | 0 | Single bit BCH parity error occurred and corrected. Write 1 to clear. |
|)5h | REG270A | 7:0 | Default : 0x00 Access : R/W |
| 270Ah) | - | 7 | Reserved. |
| | RESET_CTS_FIFO | 6 | Reset CTS FIFO. 0: Enable. |
| | | | 0: Enable. 1: Disable. |



| HDMI Re | egister (Bank = 27) | | |
|---------------------|---------------------|------------|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | AFIFO_TH[1:0] | 5:4 | Audio FIFO start operation threshold. 00: Immediately. 01: After 1/4 fullness. 10: After 1/2 fullness. 11: After 3/4 fullness. |
| | - | 3:2 | Reserved. |
| | EN_USPPKT | 1 | Enable user specified packet based on header type defined at PKTTYPE register. 0: Disable: 1: Enable. Reserved. |
| 06h | REG270D | 7:0 | Default : 0xE0 Access : R/W |
| | VIDEO_BLANK_SEL | 7 | Output black level in video blanking for YCbCr format. 0: Output Y=0, Cb=0, and Cr=0. 1. Output black level. |
| | GCP_OUT_SEL | 6 | Output current deep color information or new received GCP packet to GCONTROL register. O: New received GCP packet. 1: Deep color information. |
| | ASFLAT_CHK | X 5 | Audio sample flat bit check. 0: Disable. 1: Enable. |
| I) | AFIFO_RST | 4 | Reset Audio FIFO / (Clear FIFO Contents); all channels. 0: Normal. 1: Reset audio FIFO. |
|) | EN_AVMUTE | 1/2 | Enable video mute. 0: Disable. 1: Enable when AVMUTE signal is received. |
| K | VMU TEBLANK | 2 | Blanking when AV mute is active. 0: Disable. 1: Enable. |
| | HDMI_AUTO_EN | 1 | Enable HDMI/DVI mode detection. 0: HDMI/DVI mode is set by F/W. 1: HDMI/DVI mode is detected by hardware automatically. |
| | EN_AVMUTEDET | 0 | Enable Auto Video Mute processing based on AVMUTE. 0: No action. 1: Enter video mute and free run automatically when AVMUTE is set. |



| HDMI Re | egister (Bank = 27) | | | | |
|---------------------|-------------------------|-----|--|--------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | | | Free run is cleared back to normal mode by F/W. | | |
| 07h | REG270E | 7:0 | Default: 0x00 | Access : R/W, WO | |
| (270Eh) | MANUAL_AP_SEL | 7 | Manual adjust phase select. 0: Adjust phase by default p 1: Write MANUAL_ADJUST_ | | |
| | MANUAL_ADJUST_PHASE | 6 | Write 1 to this bit to adjust Valid only if MANUAL_COLO MANUAL_AP_SEL=1. | | |
| | DIS_NO_GCP_QUIT | 5 | Disable deep color mode auto exit if the sink does not receive a GCP with non-zero CD for more than 4 consecutive video fields. 0: Enable. 1: Disable. | | |
| | MANUAL_COLOR_DEPTH[1:0] | 4:3 | Manual color depth. 00: Disable. 01: 30 bits per pixel. 10: 36 bits per pixel. 11: Reserved. | | |
| | EN_DF_ADJUST | 2 | Adjust phase by default pha 0: Disable 1: Enable. | se in deep color mode. | |
| 1 | AUTO_RST_DC_FIFO | 1 | Auto reset deep color FIFO occurs. 0: Disable. 1: Enable. | if overflow or underflow | |
|) | EN_DEEP_COLOR | 0 | Enable deep color mode. 0: Disable. 1: Enable. | | |
| 07h | REG 270F | 7:0 | Default : 0x00 | Access: R/W, WO | |
| (270Fh) | UPDATE_LMT_CTSN | 7 | Update limited CTS/N values of CTSN filter from CTS_LMT/N_LMT registers. 0: Disable. 1: Enable. | | |
| | EN_CTSN_TILTER | 6 | Enable CTS N filter. 0: Disable. 1: Enable. | | |
| | GMP_OUT_EN | 5 | GM packet is mapped to ISRC_HB1 and ISRC0~ISRC10. Write ISRC_HB1 to load GM packet to register. | | |



| Index | Mnemonic | Bit | Description | | |
|------------|------------------|-----|--|--|--|
| (Absolute) | | | 0: Original ISRC packet. | | |
| | | | 1: GM packet. | | |
| | GMP_OUT_SEL | 4 | GMP register output select. 0: Output new received GM packet to GMP register. 1: Output current affected GM packet to GMP register. | | |
| | - | 3:2 | Reserved. | | |
| | CD_ZERO_UPDATE | 1 | O: Update Deep Color information only if received CD value is not zero. 1: Update Deep Color information when any GCP packet is received. | | |
| | WP_AUTO_ADJUST | Ó | Wrong phase auto adjustment in deep color mode 0: Normal. 1: Auto adjust phase | | |
| 08h | REG2710 | 7:0 | Default: 0x00 Access: R/W | | |
| (2710h) | - | 7:1 | Reserved | | |
| | CTSN_OUT2REG_SEL | | Select the type of CTS and N Value to be outputted to register. 0: Bypass CTSN filter. 1: From CTSN filter. | | |
| 08h | REG2711 | 7:0 | Default : 0x00 Access : R/W | | |
| (2711h) | - | 7:4 | Reserved. | | |
| S | HDMI_DCLK_INV | 3 | Invert HDML audio PLL DCLK clock. 0: Normal. 1: Invert. | | |
|) | HDMI_DCLK_EN | 2 | Enable HDMI audio PLL DCLK clock. 0: Disable. 1: Enable. | | |
| K | HDMI_FBCLK_INV | 1 | Invert HDMI audio PLL FBCLK clock. 0: Normal. 1: Invert. | | |
| | HDMI_FBCUK_EN | 0 | Enable HDMI audio PLL FBCLK clock. 0: Disable. 1: Enable. | | |
| 09h | REG2713 | 7:0 | Default: 0x00 Access: R/W | | |
| (2713h) | N_LMT_1[3:0] | 7:4 | Limited N value [19:16]. | | |
| | CTS_LMT_1[3:0] | 3:0 | Limited CTS value [19:16]. | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|--|--------------------------|
| 0Ah | REG2714 | 7:0 | Default : 0x00 | Access : R/W |
| (2714h) | CTS_LMT_0[7:0] | 7:0 | Limited CTS value [15:0 |]. |
| 0Ah | REG2715 | 7:0 | Default : 0x00 | Access : R/W |
| 2715h) | CTS_LMT_0[15:8] | 7:0 | See description of '2714 | h'. |
| Bh | REG2716 | 7:0 | Default : 0x0 | Access : R/W |
| 2716h) | N_LMT_0[7:0] | 7:0 | Limited N value [15:0]. | |
| Bh | REG2717 | 7:0 | Default: 0x00 | Access: R/W |
| (2717h) | N_LMT_0[15:8] | 7:0 | See description of '2716 | h'. |
| OCh | REG2718 | 7:0 | Default : 0x0A | Access : R/W |
| 2718h) | VLD_CTS_RANGE[7:0] | 7:0 | Program these bits to de | |
| | | | | MGE < Valid CTS < CTS_L |
| | | | VLD_CTS_RANGE. | |
|)Ch (2719h) | REG2719 | 7:0 | Default: 0x0A | Access : R/W |
| 2/1911) | VLD_N_RANGE[7:0] | 7:0 | Program these bits to de N_LMT - VLD_N_RANGE | |
| | | | VLD_N_RANGE. | . < Valuative IN_LIVIT + |
|)Dh | REG271A | 7:0 | Default : 0x00 | Access : R/W |
| (271Ah) | CMPVAL50[7:0] | 7.0 | 50M count value. | |
| DDh | REG271B | 7:0 | Default : 0x00 | Access : R/W |
| (2718h) | CMPVAL50[15:8] | 7:0 | See description of '271A | h'. |
| Eh | REG271C | 7:0 | Default : 0x00 | Access : R/W |
| 271Ch) | CMPVAL100[7/0] | 7:0 | 100M count value. | |
| Eh | REG271D | 7:0 | Default : 0x00 | Access : R/W |
| 2 7 1Dh) | CMPVAL100[15 8] | 7.0 | See description of '271C | h'. |
|)Fh | REG271E | 7:0 | Default : 0x00 | Access : R/W |
| 271 E h) | CMPVAL200[7:0] | 7:0 | 200M count value. | |
|)Fh | REG271F | 7:0 | Default : 0x00 | Access : R/W |
| (271Fh) | CMPVAL200[15:8] | 7:0 | See description of '271E | h'. |
| L O h | REG2720 | 7:0 | Default : 0x00 | Access : R/W |
| 2720h) | PKT_TYPE[7:0] | 7:0 | Used for vendor specific | packet capture. |
| l1h | REG2722 | 7:0 | Default : 0x00 | Access : RO |
| 2722h) | CNT_VAL[7:0] | 7:0 | Count value of TMDS clo | ock. |
| 11h | REG2723 | 7:0 | Default : 0x00 | Access : RO |
| (2723h) | | 7 | Reserved. | |



| HDMI Re | egister (Bank = 27) | | | |
|---------------------|----------------------|------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | FIN[1:0] | 6:5 | TMDS clock frequency range detection. 00: Less than 50 MHz. 01: Between 50 and 100 MHz. 10: Between 100 and 200 MHz. 11: Greater than 200 MHz. | |
| | CNT_VAL[12:8] | 4:0 | See description of 2722h'. | |
| 12h | REG2724 | 7:0 | Default: 0x00 Access : R/W | |
| (2724h) | CTS_0[7:0] | 7:0 | CTS[15:0] value received from Audio clock regeneration packet. Write this register to update CTS and N values. | |
| 12h | REG2725 | 7:0 | Default: 0x00 Access: R/W | |
| (2725h) | CTS_0[15:8] | 7:0 | See description of 2724h. | |
| 13h | REG2726 | 7:0 | Default : 0x00 Access RO | |
| (2726h) | N_0[7:0] | 7:0 | N[15:0] value received from audio clock regeneration packet. | |
| 13h | REG2727 | 7/0 | Default 0x00 Access : RO | |
| (2727h) | N_0[15,8] | 7:0 | | |
| 14h | REG2728 | 7:0 | Default : 0x00 Access : RO | |
| (2728h) | N_1[7:4] STS_1[3:0] | 7:4 3:0 | N[15:0] value received from audio clock regeneration packet. CTS[19:16] value received from audio clock regeneration | |
| _ // | 15_1[5.0] | 3.0 | packet. | |
| 15 h | REG272A | 7:0 | Default : 0x00 Access : RO | |
| (272Ah) | GCONTROL[7:0] | 2 | [0]: AVMUTE received from general control packet. 0: Clear AVMUTE. | |
| | | | 1: Set AVMUTE. [1]: Default phase in GCP subpacket byte 2. | |
| X | \mathbf{v} | | [4:2]: RX last packing phase for each video period (RO). | |
| | X | | 000: Phase 0 (10P0, 12P0, 16P0). 001: Phase 1 (10P1, 12P1, 16P1). | |
| | | | 010: Phase 2 (10P2, 12P2). | |
| | | | 011: Phase 3 (10P3). | |
| | | | 100: Phase 4 (10P4). | |
| | ~ | | 101~111: Reserved. | |
| | | | [7:5]: Previous last packing phase. | |
| | | | [11:8]: Color depth in GCP subpacket byte 1. | |
| | | | [15:12]: Pixel packing phase in GCP subpacket byte 1. | |



| HDMI Re | gister (Bank = 27) | | | |
|------------------------|--------------------|-----|--|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 15h | REG272B | 7:0 | Default : 0x00 | Access : RO |
| (272Bh) | GCONTROL[15:8] | 7:0 | See description of '272Ah'. | T |
| 16h | REG272C | 7:0 | Default: 0x00 | Access : RO |
| (272Ch) | ACP_HDR1[7:0] | 7:0 | Content protection type field Protection (ACP) packet. 0x00: Generic Audio. 0x01: IEC 60958-identified A 0x02/ DVD Audio. 0x03 Reserved for Super Au 0x04~0xFF: Reserved. | Audio |
| 17h | REG272E | 20 | Default : 0x00 | Access : RO |
| (272Eh) | ACP_PB0[7:0] | 7:0 | ACP packet payload byte o. | Access : NO |
| `´ 17h | REG272F | 7:0 | Default : 0x00 | Access RO |
| (272Fh) | ACP_PB1[7:0] | 7:0 | ACR packet payload byte 1. | Access |
| 18h | REG2730 | 7:0 | Default: 0x00 | Access : RO |
| (2730h) | ACP_PB2[7:0] | 7.0 | ACP packet payload byte 2. | |
| 18h | REG2731 | 7.0 | Default : 0x00 | Access : RO |
| (2731h) | ACP_PB3[7:0] | 7:0 | ACP packet payload byte 3. | 1 |
| 19h | REG2732 | 7:0 | Default : 0x00 | Access : RO |
| (2732h) | ACP_PB4[7:0] | 7:0 | ACP packet payload byte 4. | |
| 19h | REG2733 | 7:0 | Default: 0x00 | Access : RO |
| 2733h) | ACP_PB5[7.0] | 7:0 | ACP packet payload byte 5. | |
| LAh | REG2734 | 7:0 | Default : 0x00 | Access : RO |
| (2 <mark>7</mark> 34h) | ACP_PB6[7:0] | 7:0 | ACP packet payload byte 6. | |
| LAh | REC2735 | 7:0 | Default : 0x00 | Access : RO |
| (2735h) | ACP_PB7[7:0] | 7:0 | ACP packet payload byte 7. | T |
| lBh | REG2736 | 7:0 | Default : 0x00 | Access : RO |
| (2736h) | ACP_PB8[7:0] | 7:0 | ACP packet payload byte 8. | 1 |
| LBh | REG2737 | 7:0 | Default : 0x00 | Access : RO |
| (2737h) | ACP_PB9[7:0] | 7:0 | ACP packet payload byte 9. | T |
| LC h | REG2738 | 7:0 | Default : 0x00 | Access : RO |
| (2738h) | ACP_PB10[7:0] | 7:0 | ACP packet payload byte 10 | |
| 1Ch | REG2739 | 7:0 | Default : 0x00 | Access : RO |
| (2739h) | ACP_PB11[7:0] | 7:0 | ACP packet payload byte 11. | • |



| Index | Mnomoria | Dia. | Doggrintion | |
|---------------------|-----------------|------|---------------------------|---------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 1Dh | REG273A | 7:0 | Default : 0x00 | Access : RO |
| (273Ah) | ACP_PB12[7:0] | 7:0 | ACP packet payload byte | e 12. |
| 1Dh | REG273B | 7:0 | Default : 0x00 | Access : RO |
| (273Bh) | ACP_PB13[7:0] | 7:0 | ACP packet payload byte | e 13. |
| .Eh | REG273C | 7:0 | Default : 0x0 | Access : RO |
| 273Ch) | ACP_PB14[7:0] | 7:0 | ACP packet payload byte | e 14. |
| .Eh | REG273D | 7:0 | Default: 0x00 | Access: RO |
| 273Dh) | ACP_PB15[7:0] | 7:0 | ACP packet payload byte | e 15. |
| .Fh | REG273E | 7:0 | Default : 0x00 | Access : R/W |
| 273Eh) | ISRC1_HDR1[7:0] | 7:0 | ISRC1 packet header by | |
| | | | Write this register to up | |
| .Fh | REG273F | 7:0 | Default : 0x0 | Access RO |
| 273Fh) | GBD_HDR2[7:0] | 7:0 | GM packet header byte 2 | 2. |
| 0h | REG2740 | 7:0 | Default: 0x00 | Access RO |
| 2740h) | ISRC_PB0[7:0] | 7:0 | ISRC packet payload byt | te 0. |
| 20h | REG2741 | 7.0 | Default : 0x00 | Access : RO |
| 2741h) | ISRC_PB1[7:0] | 7:0 | ISRC packet payload byt | te 1 . |
| 21h | REG2742 | 7:0 | Default : 0x00 | Access : RO |
| 2742h) | ISRC_PB2[7:0] | 7:0 | ISRC packet payload byt | te 2. |
| 21h | REG2743 | 7:0 | Default: 0x00 | Access : RO |
| 2,743h) | ISRC_PB3(7.0) | 7:0 | ISRC packet payload byt | te 3. |
| 2h | REG2744 | 7:0 | Default : 0x00 | Access : RO |
| 2744h) | ISRC_PB4[7:0] | 7:0 | ISRC packet payload byt | te 4. |
| 2h | REG2745 | 7:0 | Default: 0x00 | Access : RO |
| 2745h) | ISRC_PB5[7:0] | 7:0 | ISRC packet payload byt | te 5. |
| 3h | REG2746 | 7:0 | Default : 0x00 | Access : RO |
| 2746h) | ISRC_PB6[7:0] | 7:0 | ISRC packet payload byt | te 6. |
| 3h | REG2747 | 7:0 | Default : 0x00 | Access : RO |
| 2747h) | ISRC_PB7[7:0] | 7:0 | ISRC packet payload byt | te 7. |
| 24h | REG2748 | 7:0 | Default : 0x00 | Access : RO |
| 2748h) | ISRC_PB8[7:0] | 7:0 | ISRC packet payload byt | te 8. |
| 24h | REG2749 | 7:0 | Default : 0x00 | Access : RO |
| 2749h) | ISRC_PB9[7:0] | 7:0 | ISRC packet payload byt | te 9. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|-----------------------|-------------|
| 25h | REG274A | 7:0 | Default : 0x00 | Access : RO |
| (274Ah) | ISRC_PB10[7:0] | 7:0 | ISRC packet payload b | yte 10. |
| 25h | REG274B | 7:0 | Default : 0x00 | Access : RO |
| (274Bh) | ISRC_PB11[7:0] | 7:0 | ISRC packet payload | yte 11. |
| 26h | REG274C | 7:0 | Default : 0x0 | Access : RO |
| (274Ch) | ISRC_PB12[7:0] | 7:0 | ISRC packet payload b | oyte 12. |
| 26h | REG274D | 7:0 | Default: 0x00 | Access: Ro |
| (274Dh) | ISRC_PB13[7:0] | 7:0 | ISRC packet payload b | oyte 13. |
| 27h | REG274E | 7:0 | Default: 0x00 | Access : RO |
| 274Eh) | ISRC_PB14[7:0] | 7:0 | ISRC packet payload b | oyte 14. |
| 27h | REG274F | 7:0 | Default : 0x0 | Access : RO |
| 274Fh) | ISRC_PB15[7:0] | 7:0 | ISRC packet payload b | oyte 15. |
| 28h | REG2750 | 7:0 | Default: 0x00 | Access: RO |
| 2750h) | ISRC_PB16[7:0] | 7:0 | ISRC packet payload b | oyte 16. |
| 28h | REG2751 | 7:0 | Default: 0x00 | Access : RO |
| (2751h) | ISRC_PB17[7:0] | 7.0 | ISRC packet payload b | yte 17. |
| 29h | REG2752 | 7:0 | Default: 0x00 | Access : RO |
| 2752h) | ISRC_PB18[7:0] | 7:0 | ISRC packet payload b | yte 18. |
| 29h | REG2753 | 7:0 | Default: 0x00 | Access : RO |
| (2753h) | ISRC_PB19[7.0] | 7:0 | ISRC packet payload b | yte 19. |
| 2Ah | REG2754 | 7:0 | Default: 0x00 | Access : RO |
| (2754h) | ISRC_PB20[7/0] | 7:0 | ISRC packet payload b | yte 20. |
| 2Ah | REG2755 | 7.0 | Default: 0x00 | Access : RO |
| 2755h) | ISRC_PB21[7:0] | 7:0 | ISRC packet payload b | yte 21. |
| 2Bh 📞 | REG2756 | 7:0 | Default: 0x00 | Access : RO |
| (2756h) | ISRC_PB22[7:0] | 7:0 | ISRC packet payload b | yte 22. |
| 2Bh | REG2757 | 7:0 | Default : 0x00 | Access : RO |
| (2757h) | ISRC_PB23[7:0] | 7:0 | ISRC packet payload b | yte 23. |
| 2Ch | REG2758 | 7:0 | Default : 0x00 | Access : RO |
| (2758h) | ISRC_PB24[7:0] | 7:0 | ISRC packet payload b | yte 24. |
| 2Ch | REG2759 | 7:0 | Default : 0x00 | Access : RO |
| (2759h) | ISRC_PB25[7:0] | 7:0 | ISRC packet payload b | yte 25. |
| 2Dh | REG275A | 7:0 | Default : 0x00 | Access : RO |



| HDMI Re | gister (Bank = 27) | | | |
|---|--------------------|------------------------------|--|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (275Ah) | ISRC_PB26[7:0] | 7:0 | ISRC packet payload byte 26 |). |
| 2Dh | REG275B | 7:0 | Default : 0x00 | Access : RO |
| (275Bh) | ISRC_PB27[7:0] | 7:0 | ISRC packet payload byte 27 | · . |
| 2Eh | REG275C | 7:0 | Default : 0x00 | Access : RO |
| (275Ch) | ISRC_PB28[7:0] | 7:0 | ISRC packet payload byte 28 | |
| 2Eh | REG275D | 7:0 | Default: 0x00 | Access : RO |
| (275Dh) | ISRC_PB29[7:0] | 7:0 | ISRC packet payload byte 29 | |
| 2Fh | REG275E | 7:0 | Default: 0x00 | Access : RO |
| (275Eh) | ISRC_PB30[7:0] | 7:0 | ISRC packet payload byte 30 | |
| 2Fh | REG275F | 7:0 | Default : 0x00 | Access : RO |
| (275Fh) | ISRC_PB31[7:0] | 7:0 | ISRC packet payload byte 31 | |
| 30h | REG2760 | 7:0 | Default : 0x00 | Access RO |
| (2760h) | VS_HDR0[7:0] | 7:0 | Vender Specific Packet head | er byte 0 |
| 30h | REG2761 | 7:0 | Default: 0x00 | Access : RO |
| (2761h) | VS_HDR1[7:0] | 7:0 | Vender Specific Packet head | er byte 1. |
| 31h | REG2762 | 7.0 | Default: 0x00 | Access : RO |
| (2762h) | VS_HDR2[7:0] | 7:0 | Vender Specific Packet head | er byte 2. |
| 32h | REG2764 | 7:0 | Default: 0x00 | Access : RO |
| (2764h) | VS_IF1[7:0] | 7:0 | Vendor Specific Packet paylo | ad byte 1. |
| 32h | REG2765 | 7:0 | Default: 0x00 | Access : RO |
| (2765h) | VS_IF2[7.0] | 7:0 | Vendor Specific Packet paylo | ad byte 2. |
| 33h | REG2766 | 7:0 | Default : 0x00 | Access : RO |
| (2 <mark>7</mark> 66h) | VS_IF3[7:0] | 70 | Vendor Specific Packet paylo | ad byte 3. |
| 33h | REG2767 | 7:0 | Default : 0x00 | Access : RO |
| (2767h) | VS_IF4[7:0] | 7:0 | Vendor Specific Packet paylo | ad byte 4. |
| 34h | REG2768 | 7:0 | Default : 0x00 | Access : RO |
| (2768h) | VS_IF5[7:0] | 7:0 | Vendor Specific Packet payload byte 5. | |
| 34h | REG2769 | 7:0 | Default : 0x00 | Access : RO |
| (2769h) VS_IF6[7:0] 7:0 Vendor Specific Packet pa | | Vendor Specific Packet paylo | ad byte 6. | |
| 35h | REG276A | 7:0 | Default : 0x00 | Access : RO |
| (276Ah) | VS_IF7[7:0] | 7:0 | Vendor Specific Packet paylo | ad byte 7. |
| 35h | REG276B | 7:0 | Default : 0x00 | Access : RO |
| (276Bh) | VS_IF8[7:0] | 7:0 | Vendor Specific Packet paylo | ad byte 8. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------|-----|---|--------------------|
| 36h | REG276C | 7:0 | Default : 0x00 | Access : RO |
| (276Ch) | VS_IF9[7:0] | 7:0 | Vendor Specific Packet | t payload byte 9. |
| 36h | REG276D | 7:0 | Default : 0x00 | Access : RO |
| 276Dh) | VS_IF10[7:0] | 7:0 | Vendor Specific Packet | payload byte 10. |
| 37h | REG276E | 7:0 | Default : 0x0 | Access : RO |
| 276Eh) | VS_IF11[7:0] | 7:0 | Vendor Specific Packet | t payload byte 11. |
| 7h | REG276F | 7:0 | Default: 0x00 | Access : Ro |
| 276Fh) | VS_IF12[7:0] | 7:0 | Vendor Specific Packet | t payload byte 12. |
| 8h | REG2770 | 7:0 | Default: 0x00 | Access : RO |
| 2770h) | VS_IF13[7:0] | 7:0 | Vendor Specific Packet | t payload byte 13. |
| 8h | REG2771 | 7:0 | Default : 0x00 | Access : RO |
| 2771h) | VS_IF14[7:0] | 7:0 | Vendor Specific Packet | t payload byte 14. |
| 9h | REG2772 | 7:0 | Default: 0x00 | Access: RO |
| 2772h) | VS_IF15[7:0] | 7:0 | Vendor Specific Packet | t payload byte 15. |
| 9h | REG2773 | 7:0 | Default: 0x00 | Access : RO |
| 2773h) | VS_IF16[7:0] | 7:0 | Vendor Specific Packet | payload byte 16. |
| Ah | REG2774 | 7:0 | Default: 0x00 | Access : RO |
| 2774h) | VS_IF17[7:0] | 7:0 | Vendor Specific Packet | payload byte 17. |
| Ah | REG2 775 | 7:0 | Default: 0x00 | Access : RO |
| 27751) | VS_IF18[7:0] | 7:0 | Vendor Specific Packet | t payload byte 18. |
| Bh | REG2776 | 7:0 | Default: 0x00 | Access : RO |
| 2776h) | VS_IF19[7:0] | 7:0 | Vendor Specific Packet | t payload byte 19. |
| Bh | REG2777 | 7 0 | Default: 0x00 | Access : RO |
| 2777h) | VS_IF20[7:0] | 7:0 | Vendor Specific Packet | t payload byte 20. |
| Ch 📞 | REG2778 | 7:0 | Default : 0x00 | Access : RO |
| 2778h) | VS_IF21[7:0] | 7:0 | Vendor Specific Packet | t payload byte 21. |
| Ch | REG2779 | 7:0 | Default : 0x00 | Access : RO |
| 2779h) | VS_IF22[7 0] | 7:0 | Vendor Specific Packet | t payload byte 22. |
| Dh | REG277A | 7:0 | Default : 0x00 | Access : RO |
| 277Ah) | VS_IF23[7:0] | 7:0 | Vendor Specific Packet payload byte 23. | |
| Dh | REG277B | 7:0 | Default : 0x00 | Access : RO |
| 277Bh) | VS_IF24[7:0] | 7:0 | Vendor Specific Packet | t payload byte 24. |
| BEh | REG277C | 7:0 | Default : 0x00 | Access : RO |



| Index | Mnemonic | Bit | Description | |
|-----------------------------------|---------------|-----|--|------------------------------------|
| (Absolute) | | | | |
| (277Ch) | VS_IF25[7:0] | 7:0 | Vendor Specific Packet | payload byte 25. |
| 3Eh | REG277D | 7:0 | Default : 0x00 | Access : RO |
| (277Dh) | VS_IF26[7:0] | 7:0 | Vendor Specific Packet | payload byte 26. |
| BFh | REG277E | 7:0 | Default : 0x00 | Access : RO |
| (277Eh) | VS_IF27[7:0] | 7:0 | Vendor Specific Packet | payload byte 27 |
| 3Fh | REG277F | 7:0 | Default: 0x00 | Access : RO |
| (277Fh) | VS_IF28[7:0] | 7:0 | Vendor Specific Packet | payload byte 28. |
| 10 h | REG2780 | 7:0 | Default: 0x00 | Access : RO |
| (2780h) | AVI_IF1[7:0] | 7:0 | AVI InfoFrame byte 1. | • |
| | | | 1:0]: Scan info. | |
| | | | [3:2]: Ban info. | |
| | | X | [4]: Active format into | present. |
| | | | [6:5]: RGB or YCbCr. | |
| 401 | DECOTO! | 7.0 | [7]: Version. | |
| · | REG2781 | 7:0 | Default 1 0 x 00 | Access : RO |
| | AVI_IF2[7:0] | 7:0 | AVI Inforrame byte 2. [3:0]: Active format aspect ratio. | |
| | | | [5:4]: Picture aspect ratio. | |
| | | 1 | [7:6]: Colorimetry | |
| 41h | REG2782 | 7:0 | Default : 0x00 | Access : RO |
| (278 <mark>2h)</mark> | AVI_IF3[7:0] | 7:0 | AVI InfoFrame byte 3. | |
| | | | [1:0]: Non-conforming | Picture Scaling. |
| M | | | 00: No known non-unif | _ |
| | | | 01: Picture has been scaled horizontally. | |
| | | | 10: Picture has been so | |
| | | | | caled horizontally and vertically. |
| | | | [3:2]: Quantization ran | |
| X | \vee \cap | | [5:4]: Extended colorimetry. [7]: IT content. | |
| 41h | REG2783 | 7:0 | Default : 0x00 | Access : RO |
| (2783h) | AVI_IF4[7:0] | 7:0 | AVI InfoFrame byte 4. | 1 |
| | | /.5 | Video Identification Code. | |
| Refer to EIA/CEA 861B specificati | | | | |
| 12h | REG2784 | 7:0 | Default : 0x00 | Access : RO |
| (2784h) | AVI_IF5[7:0] | 7:0 | AVI InfoFrame byte 5. | |
| | | | [3:0]. Pixel repetition: | pixel sent (PR+1) times. |



| Indo | Mnomonia | D14 | Description | |
|---------------------|---------------|-----|--|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 42h | REG2785 | 7:0 | Default : 0x00 | Access : RO |
| (2785h) | AVI_IF6[7:0] | 7:0 | AVI InfoFrame byte 6. | |
| | | | Line number of end of T | · |
| 43h | REG2786 | 7:0 | Default : 0x00 | Access : RO |
| (2786h) | AVI_IF7[7:0] | 7:0 | AVI InfoFrame byte 7 | · V |
| | | | Line number of end of T | |
| 43h | REG2787 | 7:0 | Default : 0x00 | Access : RO |
| (2787h) | AVI_IF8[7:0] | 7:0 | AVI InfoFrame byte 8. | |
| | | | Line number of start of | |
| 44h | REG2788 | 7:0 | Default : 0x00 | Access : RO |
| (2788h) | AVI_IF9[7:0] | 7:0 | AVI InfoFrame byte 9. | |
| | | X | Line number of start of Bottom bar [15:8] | |
| 44h (2700h) | REG2789 | 7:0 | Default: 0x00 | Access RO |
| (2789h) | AVI_IF10[7:0] | 7:0 | AVI Information byte 10. | |
| | | | Pixel number of end of I | |
| | REG278A | 7:0 | Default: 0x00 | Access : RO |
| (278Ah) | AVI_IF11[7:0] | 7.0 | AVI InfoFrame byte 11 | |
| 4=1 | Property. | 1 | Pixel number of end of | |
| 45h (278Bh) | RÉG278B | 7:0 | Default: 0x00 | Access : RO |
| (2/0DII) | AVI_IF12[7:0] | 7:0 | AVI InfoFrame byte 12. | Diaht hay [7:0] |
| | 2502706 | 7.0 | Pixel number of end of I | |
| 46h (278Ch) | REG278C | 7:0 | | Access : RO |
| (_/_/) | AVI_IF13[7:0] | | AVI InfoFrame byte 13. Pixel number of end of I | oft har [15:8] |
| 17h | REG278E | 7.6 | Default : 0x00 | Access : RO |
| 278Eh) | _ | 7:0 | | ACCESS : RU |
| | SPD_IF1[7:0] | | SPD InfoFrame byte 1. | A 20 |
| 47h (278Fh) | REG 278F | 7:0 | Default : 0x00 | Access : RO |
| | SPD_IF2[7:0] | 7:0 | SPD InfoFrame byte 2. | |
| 48h | REG2790 | 7:0 | Default : 0x00 | Access : RO |
| (2790h) | SPD_1F3[7:0] | 7:0 | SPD InfoFrame byte 3. | |
| 48h | REG2791 | 7:0 | Default : 0x00 | Access : RO |
| (2791h) | SPD_IF4[7:0] | 7:0 | SPD InfoFrame byte 4. | |
| 49h | REG2792 | 7:0 | Default : 0x00 | Access : RO |
| (2792h) | SPD_IF5[7:0] | 7:0 | SPD InfoFrame byte 5. | |



| HDMI Re | egister (Bank = 27) | T T | | |
|---------------------|---------------------|-----|------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 49h | REG2793 | 7:0 | Default : 0x00 | Access : RO |
| (2793h) | SPD_IF6[7:0] | 7:0 | SPD InfoFrame byte 6. | |
| 4Ah | REG2794 | 7:0 | Default : 0x00 | Access : RO |
| (2794h) | SPD_IF7[7:0] | 7:0 | SPD InfoFrame byte 7. | A • |
| 4Ah | REG2795 | 7:0 | Default : 0x0 | Access : RO |
| (2795h) | SPD_IF8[7:0] | 7:0 | SPD InfoFrame byte 8. | |
| I Bh | REG2796 | 7:0 | Default: 0x00 | Access: RO |
| (2796h) | SPD_IF9[7:0] | 7:0 | SPD InfoFrame byte 9. | |
| 1Bh | REG2797 | 7:0 | Default: 0x00 | Access : RO |
| (2797h) | SPD_IF10[7:0] | 7:0 | SPD InfoFrame byte 10. | |
| 1Ch | REG2798 | 7:0 | Default : 0x00 | Access : RO |
| (2798h) | SPD_IF11[7:0] | 7:0 | SPD InfoFrame byte 11. | |
| I Ch | REG2799 | 7:0 | Default: 0x00 | Access: RO |
| (2799h) | SPD_IF12[7:0] | 7:0 | SPD InfoFrame byte 12. | |
| 1Dh | REG279A | 7:0 | Default: 0x00 | Access : RO |
| (279Ah) | SPD_IF13[7:0] | 7:0 | SPD InfoFrame byte 13 | |
| 4Dh | REG279B | 7:0 | Default : 0x00 | Access : RO |
| (279Bh) | SPD_IF14[7:0] | 7:0 | SPD InfoFrame byte 14. | |
| 1Eh | REG279C | 7:0 | Default : 0x00 | Access : RO |
| (279Ch) | SPD_IF15[7.0] | 7:0 | SPD InfoFrame byte 15. | |
| #Eh | REG2790 | 7:0 | Default : 0x00 | Access : RO |
| (279Dh) | SPD_IF16[7:0] | 7:0 | SPD InfoFrame byte 16. | |
| 4FN | REG279E | 70 | Default : 0x00 | Access : RO |
| 279Eh) | SPD IF17[7:0] | 7:0 | SPD InfoFrame byte 17. | |
| 4Fh | REG 279F | 7:0 | Default : 0x00 | Access : RO |
| (279Fh) | SPD_IF18[7:0] | 7:0 | SPD InfoFrame byte 18. | 1 |
| 50h | REG27A0 | 7:0 | Default : 0x00 | Access : RO |
| 27A0h) | SPD_IF19[7:0] | 7:0 | SPD InfoFrame byte 19. | |
| 50h | REG27A1 | 7:0 | Default : 0x00 | Access: RO |
| 27A1h) | SPD_IF20[7:0] | 7:0 | SPD InfoFrame byte 20. | |
| 51h | REG27A2 | 7:0 | Default : 0x00 | Access : RO |
| 27A2h) | SPD_IF21[7:0] | 7:0 | SPD InfoFrame byte 21. | |
| 51h | REG27A3 | 7:0 | Default : 0x00 | Access : RO |



| HDMI Re | gister (Bank = 27) | | | |
|-----------------------|--------------------|-----|-----------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (27A3h) | SPD_IF22[7:0] | 7:0 | SPD InfoFrame byte 22. | |
| 52h | REG27A4 | 7:0 | Default: 0x00 | Access : RO |
| (27A4h) | SPD_IF23[7:0] | 7:0 | SPD InfoFrame byte 23. | |
| 52h | REG27A5 | 7:0 | Default: 0x00 | Access : RO |
| (27A5h) | SPD_IF24[7:0] | 7:0 | SPD InfoFrame byte 24. | <u> XO</u> |
| 53h | REG27A6 | 7:0 | Default: 0x00 | Access : RO |
| 27A6h) | SPD_IF25[7:0] | 7:0 | SPD InfoFrame byte 25. | |
| 54h | REG27A8 | 7:0 | Default: 0x00 | Access : RO |
| 27A8h) | AU_IF1[7:0] | 7:0 | Audio InfoFrame byte 1. | |
| 54h | REG27A9 | 7:0 | Default : 0x00 | Access : RO |
| 27A9h) | AU_IF2[7:0] | 7:0 | Audio InfoFrame byte 2. | |
| 55h | REG27AA | 7:0 | Default : 0x00 | Access RO |
| 27AAh) | AU_IF3[7:0] | 7:0 | Audio InfoFrame byte 3. | |
| 55h | REG27AB | 7:0 | Default: 0x00 | Access : RO |
| 27ABh) | AU_IF4[7:0] | 7:0 | Audio InfoFrame byte 4. | |
| 6h | REG27AC | 70 | Default : 0x00 | Access : RO |
| 27ACh) | AU_IF5[7:0] | 7:0 | Audio InfoFrame byte 5. | |
| 57h | REG27AE | 7:0 | Default : 0x00 | Access : RO |
| 27AEh) | MPEG_IF1[7:0] | 7:0 | MPEG InfoFrame byte 1. | |
| 7h | REG27AF | 7:0 | Default : 0x00 | Access : RO |
| 27AFh) | MPEG_IF2[7/0] | 7:0 | MPEG InfoFrame byte 2. | - |
| 8h | REG27B0 | 7:0 | Default : 0x00 | Access : RO |
| 2 <mark>7</mark> B0h) | MPEG_IF3[7:0] | 7.0 | MPEG InfoFrame byte 3. | - |
| 8h | REG27B1 | 7:0 | Default : 0x00 | Access : RO |
| 27B1h) | MPEG_1F4[7:0] | 7:0 | MPEG InfoFrame byte 4. | • |
| 9h | REG27B2 | 7:0 | Default : 0x00 | Access : RO |
| 27B2h) | MPEG_IF5[7:0] | 7:0 | MPEG InfoFrame byte 5. | • |
| 5 A h | REG27B4 | 7:0 | Default : 0x00 | Access : RO |
| (27B4h) | HDMI_CS[7:0] | 7:0 | HDMI audio channel status | · S. |
| 5Ah | REG27B5 | 7:0 | Default : 0x00 | Access : RO |
| 27B5h) | HDMI_CS[15:8] | 7:0 | See description of '27B4h'. | |
| Bh | REG27B6 | 7:0 | Default : 0x00 | Access : RO |
| 27B6h) | HDMI_CS[23:16] | 7:0 | See description of '27B4h'. | 1 |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|---|---|
| 5Bh | REG27B7 | 7:0 | Default : 0x00 | Access : RO |
| 27B7h) | HDMI_CS[31:24] | 7:0 | See description of '27E | 34h'. |
| 5Ch | REG27B8 | 7:0 | Default: 0x00 | Access: RO |
| (27B8h) | HDMI_CS[39:32] | 7:0 | See description of '27 | 34h'. |
| 5Ch | REG27B9 | 7:0 | Default : 0x0 | Access : R/W |
| (27B9h) | MANUAL_HPLL_DIV | 7 | Enable RLP divider to b 0: Disable. 1: Enable. | pe controlled by registers. |
| HPL | HPLL_PORST | 6 | HDMI PLL reset. O. Normal. 4: Reset (all analog from | ont-end & dividers |
| | HPLL_RESET_TP | | HDMI PLL post clocked 0: Normal. 3: Reset | ivider reset (KP) |
| | HPLL_RESET_TF | 4 | HDMI PLL feedback clo 0: Normal. 2: Reset. | ock divider rese <mark>t</mark> (FBDIV & KM). |
| | HPLL_RESET_TI | 3 | | ivider reset (DDIV & KN). |
| | HPLL VCO_OFFSET | 2 | Enable VCO free running: 0: Enable. 1: Disable. | ng. |
| | HPLL_RESET | 2 | NDMI PLL reset. O: No reset. 1: Reset. | |
| K | HPLL_PDN | 0 | HDMI PLL power down 0: No action. 1: Power down. | 1. |
| 5Dh | REG27BA | 7:0 | Default : 0x10 | Access: R/W |
| (27BAh) | HPLL_KN[1:0] | 7:6 | HDMI PLL KN divider r 00: / 1. 01: / 2. 10: / 4. 11: / 4. | atio for new mode. |
| | HPLL_RCTRL[2:0] | 5:3 | HDMI PLL loop filter re 000: 23.1K ohm. | esistor control. |



| HDMI Register (Bank = 27) | | | | |
|---------------------------|-----------------|-----|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 001: 26.4K ohm. 010: 29.7K ohm. | |
| | | | 111: 42.9K ohm. | |
| | HPLL_ICTRL[2:0] | 2:0 | HDMI PLL charge pump current control. 000: 0.65uA. 001: 1.29uA. 010: 1.935uA. 011: 2.58uA. 100: 3.225uA. | |
| | | Ó. | 101: B.87uA. 110: 5.16uA. 111: 10.32uA. | |
| 5Dh (27BBh) | REG27BB | 7:0 | Default : 0x00 Access R/W | |
| | | 3:0 | 0000: \ 1. 0001: \ 2 0010: \ 4. 1001: \ 512. 1010: \ 1024. 1011: \ 1024. 1111: \ 1024. | |
| | HPLL_KM[3:0] | 3:0 | HDMI PLL KM divider ratio for new mode. 0000: / 1. 9001: / 2. | |
| 8 | | | 0010: / 4. 0111: / 128. 1000: / 256. 1001: / 256. 1111: / 256. | |
| 5Eh | REG27BC | 7:0 | Default: 0x00 Access: R/W | |
| (27BCh) | HPLL_DDIV[3:0] | 7:4 | HDMI PLL feedback overwrite divider value from noise-shape quantizer for new mode. 0000: N.A. (/ 16). 0001: N.A. (/ 17). | |



| HDMI Re | egister (Bank = 27) | | |
|---------------------|---------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 0010: / 2. |
| | | | 0011: / 3. |
| | | | |
| | | 2.0 | 1111: / 15. |
| | HPLL_FBDIV[3:0] | 3:0 | HDMI PLL input overwrite divider value from noise shape quantizer for new mode. |
| | | | 0000: N.A. (/ 16). |
| | | | 0001; N.A. (17). |
| | | | 0010: / 2. |
| | | | 0011: (3. |
| | | | |
| | | | 11.11: / 15. |
| 5Fh (27BEh) | REG27BE | 7:0 | Default : 0x00 Access : RO |
| (Z/BEII) | - | 7:6 | Reserved. |
| | FRAME_RP_VAL[2:0] | 5:3 | Frame repetition value. |
| 1 | HPLL_LOCK_RAW | 2 | HDMI PL Jock raw flag. |
| | HPLL_HIGH_FLAG | 1 | HDMI PLL output flag for VCO supply voltage too high. |
| | HPLL_LOCK | 0 | HDMI PLL lock flag. |
| 5Fh | REG27BF | 7.9 | Default: 0x00 Access: R/W |
| (27BFh) | PKT_RST[7:0] | 7:0 | [0]: Reset AVMUTE register at GCONTROL:AVMUTE. |
| | U X/ | | 0: No leset. |
| _ // | | | 1: Reset AVMUTE to 0 (clear AVMUTE). |
| | | | [1]: Reset Y (color format) register at AVI_IF1:Y[1:0]. O: No reset. |
| | WY, | | 1: Reset Y to 00 (RGB format). |
| | | | [2]: Reset Pixel Repetition register at AVI_IF4:PR[3:0]. |
| | | | 0: No reset. |
| | | | 1: Reset PR to 0 (no repetition). |
| X | | | [3]: Reset frame repetition to 0. |
| | \ \ \ \ \ | | 0: Output frame repetition information to video engine based on frame format. |
| | | | 1: Reset frame repetition to 0. |
| | | | [4]: Reset CD, PP, and default phase value of GCP packet. |
| | | | 0: No reset. |
| | ~ | | 1: Reset. |
| | | | [5]: Reset deep color FIFO. |
| | | | 0: No reset. 1: Reset. |



| HDMI Re | gister (Bank = 27) | | | |
|---------------------|--------------------|-----|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | [6]: Reserved. | |
| | | | [7]: Reset HDMI status regis | |
| | | | Asserting this bit resets HDM | IISTI~HDMIST2, IF6, AUDIO_IF0~AUDIO_IF2, |
| | | | SPD_IF0~SPD_IF12, MREG_ | |
| | | | VS_HDR0~VS_HDR1, VS_IF | |
| | | | ACP_DATAGNACP DATA7, IS | |
| | | | ISRC_DATA0~ISRC_DATA15 | |
| | | | 0: No reset. | |
| _ | | | 1: Reset. | |
| 60h | REG27C0 | | Default : 0x00 | Access : R/W |
| (27C0h) | INT_MASK[7:0] | 7:0 | Mask packet reception update | |
| | | | | is received and it is different |
| | | | from the previous received p 0: Unmask. | odcket). |
| | | | 1: Mask. | |
| | | | [0]: General Control packet. | |
| | | | [1]: AVI InfoFrame packet. | |
| | | | [2]: Audio InfoFrame packet | |
| | | | [3]: MPEG InfoFrame packet | .a |
| | | | [4]: ACP packet. | |
| |) | | [5]: ISRC packet. [6]: BCH error. | |
| | ~~~ | | [7]: Gamut Metadata packet | |
| | | | [12]: CTS N over range. | |
| | | | [13]: HDMI video clock frequ | uency big change. |
| 60 | REG27C1 | 7:0 | Default : 0x00 | Access : R/W |
| (27C1h) | - (| 7:6 | Reserved. | |
| | INT MASK[13:8] | 5:0 | See description of '27C0h'. | T |
| 61h | REC27C2 | 7:0 | Default : 0x00 | Access : RO |
| (27C2h) | INT_STATUS[7:0] | 7:0 | Interrupt status. | |
| | | | [0]: General Control packet. | |
| | | | [1]: AVI InfoFrame packet. | |
| | | | [2]: Audio InfoFrame packet [3]: MPEG InfoFrame packet | |
| | ~ | | [4]: ACP packet. | |
| | | | [5]: ISRC packet. | |
| | | | [6]: BCH error. | |
| | | | [7]: Gamut Metadata packet | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|--|---|
| | | | [12]: CTS N over range. [13]: HDMI video clock fr | equency big change. |
| 61h | REG27C3 | 7:0 | Default : 0x00 | Access : RO |
| (27C3h) | - | 7:6 | Reserved. | |
| | INT_STATUS[13:8] | 5:0 | See description of '27C2h | |
| 62h | REG27C4 | 7:0 | Default: 0x00 | Access : R/W |
| (27C4h) | INT_FORCE[7:0] | 7:0 | Force interrupt. [0]: General Control packet. [1]: AVI InfoFrame packet. [2]: Audio InfoFrame packet. [3]: MPEG InfoFrame packet. [5]: ISRC packet. [6]: BCN error. [V]: Ganut Metadata packet. [12]: CTS N over range. [13]: HDMI video clock from | ket. ket. ket |
| 62h | REG27C5 | 7.0 | Default: 0x00 | Access : R/W |
| (27C5h) | | 7:6 | Reserved. | |
| | INT_FORCE[13:8] | 5:0 | See description of '27C4h | · |
| 63h | REG27C6 | 7:0 | Default: 0x00 | Access : R/W |
| (27C6)) | INT_CLR[7:0] | 7:0 | Clear interrupt. [0]: General Control packet. [1]: AVI InfoFrame packet. [3]: MPEG InfoFrame packet. [4]: ACP packet. [5]: ISRC packet. [6]: BCH error. [7]: Gamut Metadata packet. [12]: CTS N over range. [13]: HDMI video clock from | ket. ket. ket. ket. |
| 63h | REG27C7 | 7:0 | Default : 0x00 | Access : R/W |
| (27C7h) | - | 7:6 | Reserved. | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| - | INT_CLR[13:8] | 5:0 | See description of '27C6h | 1 |
| 64h | REG27C8 | 7:0 | Default : 0x00 | Access : R/W |
| (27C8h) | FRAME_RP_MODE[3:0] | 7:4 | [2:0]: Frame repetition va | - |



| O_MODE[3:0] | | Allowed values: 1, 2, and 4. [3]: Frame repetition mode. 0: Auto mode. 1: Manual mode. | _ |
|---------------|------------------------|--|--|
| O_MODE[3:0] | | | |
| | 3:0 | [0]: Manual non-PCM mode. [1]: Auto detect non-PCM mode. [2]: Manual DSD mode. [3]: Auto detect DSD mode. | |
| 27C9 | 7:0 | Default: 0x00 | Access : R/W |
| | 7:5 | Reserved. | |
| | | [0]: HDMI CTS (N over limited bit). [1]: HDMI video clock freque (VCLK_BIG_CHG bit). [2]: AVMute. [3]: Audio sample parity error | d range (CTSN_OV_RANGE ency big change or (AS_PBIT_ERR bit). (ASAMPLE_ERR bit). |
| | | | Access : RO |
| | | | Access : RO |
| .,,,,, | | | ACCESS I NO |
|)F. (VIII) 81 | | | |
| | 27C9 27CA 27CB 27CB | 7:5 AU_FIFO_MUTE_EN[4:0] 4:0 27CA 7:0 17CB 7:0 7:5 | [3]: Auto detect DSD mode. 7:0 Default: 0x00 7:5 Reserved. AU_FIFO_MUTE_EN[4:0] 4:0 Enable the following events to output mute audio (DC value [0]: HDMI CTS/N over limited bit). [1]: HDMI video clock freque (VCLK_BIG_CHG bit). [2]: AVMute. [3]: Audio sample parity error [4]: Audio sample BCH error [4]: Audio sample BCH error [4]: Audio sample BCH error [4]: Default: 0x00 7:0 Default: 0x00 7:5 Reserved. |



IRQ Register (Bank = 2B)

| IRQ Regi | ster (Bank = 2B) | | | |
|---------------------|-------------------------|-------------------|--|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2B00 | 7:0 | Default : 0xFF | Access : R/W |
| (2B00h) | C_FIQ_MASK[7:0] | 7:0 | Mask for FIQ, bit[31:0]. 1: Mask. 0: Not mask. | .8. |
| 00h | REG2B01 | 7:0 | Default : 0xFF | Access : R/W |
| (2B01h) | C_FIQ_MASK[15:8] | 7:0 | See description of '2B00h'. | |
| 01h | REG2B02 | 7:0 | Default 0xFF | Access / R/W |
| (2B02h) | C_FIQ_MASK[23:16] | 7:0 | See description of '2B00h'. | |
| 01h | REG2B03 | 7:0 | Default : 0xFF | Access : R/W |
| (2B03h) | C_FIQ_MASK[31:24] | 7:0 | See description of '2800h'. | |
| 02h | REG2B04 | 7:0 | Default : 0x00 | Access R/W |
| (2B04h) | C_FIQ_FORCE[7:0] | 7:0 | Force for FIQ, bit[31:0]. 1. Force 0: Not force. | O, . |
| 02h | REG2B05 | 7:0 | Default : 0x00 | Access : R/W |
| (2B05h) | C_FIQ_FORCE[15:8] | 7:0 | See description of '2804h' | |
| 03h | REG2B06 | 7:0 | Default 0x10 | Access : R/W |
| (2B06h) | C_FIQ_FORCE[23:16] | 7:0 | See description of '2804h'. | |
| 03h | REG2B07 | 7:0 | Default: 0x00 | Access : R/W |
| (2B07h) | C_FIQ_FORCE[31:24] | 7:0 | See description of '2B04h'. | |
| 04h | REG2B08 | 7:0 | Default : 0x00 | Access : R/W |
| (2B08h) | C_FIQ_CLR[7:0] | 7:0 | Clear for FIQ, bit[31:0]. | |
| | | | 1: Clear. | |
| 046 | REG2B09 | 7:0 | 0: Not clear. Default: 0x00 | Access : R/W |
| 04h (2B09h) | | • | | Access : R/ W |
| 05h | C_FIQ_CLR[15:8] REG2B0A | 7:0 7:0 | See description of '2B08h'. Default : 0x00 | Access : R/W |
| (2B0Ah) | C_FIO_CLR[23:16] | 7:0 | See description of '2B08h'. | ACCESS . N/ W |
|) 05h | REG2B0B | 7:0 | Default : 0x00 | Access : R/W |
| (2B0Bh) | C_FIQ_CLR[31:24] | 7:0 | See description of '2B08h'. | ACCESS I IV, II |
| 06h | REG2B0C | 7:0 | Default : 0x00 | Access : RO |
| (2B0Ch) | FIQ_RAW_STATUS[7:0] | 7:0 | FIQ raw status, bit[31:0]. Interrupt source status for | |



| Index | Mnemonic | Bit | Description | |
|----------------|-----------------------------|-----|-------------------------------|----------------|
| (Absolute) | Pinemonic | BIL | Description | |
| 06h | REG2B0D | 7:0 | Default: 0x00 | Access : RO |
| (2B0Dh) | FIQ_RAW_STATUS[15:8] | 7:0 | See description of '2B0Ch'. | |
| 07h | REG2B0E | 7:0 | Default : 0x00 | Access : RO |
| (2B0Eh) | FIQ_RAW_STATUS[23:16] | 7:0 | See description of '2B0Ch'. | |
| 07h | REG2B0F | 7:0 | Default ↓ 0x00 | Access : RO |
| (2B0Fh) | FIQ_RAW_STATUS[31:24] | 7:0 | See description of '280Ch'. | |
| 08h | REG2B10 | 7:0 | Default: 0x00 | Access : RO |
| (2B10h) | FIQ_FINAL_STATUS[7:0] | 7:0 | FIQ final status, bit[31:0]. | |
| | | | Final interrupt status for FI | Q. |
| 08h | REG2B11 | 7:0 | Default : 0x00 | Access : RO |
| (2B11h) | FIQ_FINAL_STATUS[15:8] | 7:0 | See description of '2B10h'. | |
| 09h | REG2B12 | 7:0 | Default : 0x00 | Access : RO |
| (2B12h) | FIQ_FINAL_STATUS[27:16] | 7:0 | See description of '2B10h'. | |
| 09h | REG2B13 | 7:0 | Default: 0x00 | Access : RO |
| (2B13h) | FIQ_FINAL_STATUS[3].24] | 7:0 | See description of '2B10h'. | |
| 0 A h | REG2E 14 | 7:0 | Default : 0x00 | Access : R/W |
| (2B14h) | C_FIQ_SEL_HL_TRIGGER[7:0] | 7.0 | High or low trigger select, t | |
| | | | Inverse source polarity for | |
| DAh (201 | REG2B15 | 7:0 | Default: 0x00 | Access : R/W |
| (2B15h) | C_FIQ_SEL_HL_TRIGGER[15:8] | 7:0 | See description of '2B14h'. | <u> </u> |
| 08h | REG2B16 | 740 | Default : 0x00 | Access : R/W |
| (2B16h) | C_FIQ_SEL_H/_TR/GGER[23:16] | | See description of '2B14h'. | |
| OBh | REG2B17 | 7.0 | Default : 0x00 | Access : R/W |
| 2 B17h) | C_FIQ_SEL_HL_TRIGGER[31,24] | 7:0 | See description of '2B14h'. | T |
| OCh _ | REG2B18 | 7:0 | Default : 0xFF | Access : R/W |
| (2B18h) | C_IRQ_MASK[7:0] | 7:0 | Mask for IRQ, bit[31:0]. | |
| | XV | | 1: Mask. | |
| OCh | REG2B19 | 7:0 | 0: Not mask. Default : 0xFF | Access : D /\M |
| (2B19h) | C_IRQ_MASK[15:8] | 7:0 | See description of '2B18h'. | Access : R/W |
| • | | | · | Access : D /W |
| 0Dh (2B1Ah) | REG2B1A | 7:0 | Default : 0xFF | Access : R/W |
| | C_IRQ_MASK[23:16] | 7:0 | See description of '2B18h'. | Access : D /W/ |
| 0Dh (2B1Bh) | REG2B1B | 7:0 | Default : 0xFF | Access : R/W |
| | C_IRQ_MASK[31:24] | 7:0 | See description of '2B18h'. | |



| IRQ Reg | ister (Bank = 2B) | T | | |
|------------------------------|-----------------------------|----------------|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 0Eh | REG2B1C | 7:0 | Default : 0x00 | Access : R/W |
| (2B1Ch) | C_IRQ_FORCE[7:0] | 7:0 | Force for IRQ, bit[31:0]. | |
| | | | 1: Force. | |
|)Eh | DECORAD. | 7.0 | 0: Not force. | Access B (V) |
| 2B1Dh) | REG2B1D C_IRQ_FORCE[15:8] | 7:0 7:0 | Default: 0x00 See description of '281Ch'. | Access R/W |
| | REG2B1E | 7:0 | Default: 0x00 | Access : R/W |
| 2B1Eh) | C_IRQ_FORCE[23:16] | 7:0 | See description of '2B1Ch'. | Access: IV |
|)Fh | REG2B1F | | Default : 0x00 | Access : R/W |
| 2B1Fh) | C_IRQ_FORCE[31:24] | | See description of '2B1Ch'. | 7 |
| L O h | REG2B20 | 7:0 | Default : 0x00 | Access : R/W |
| 2B20h) | C_IRQ_SEL_HL_TRIGGER[7:0] | 7:0 | High or low trigger select, b | |
| | | | Inverse source polarity for I | |
| .0h | REG2B21 | 7:0 | Default : 0x00 | Access : R/W |
| 2B21h) | C_IRQ_SEL_HL_ RIGGER[15:8] | 7:0 | See description of '2B20h'. | |
| .1h | REG2B22 | 7:0 | Default : 0x00 | Access : R/W |
| 2B22h) | C_IRQ_SEL_HL_TRIGGER[23:16] | | See description of '2B20h'. | |
| l1h | REG2B23 | 7:0 | Default 0x 0 | Access : R/W |
| 2B23h) | C_IRO_SEL_HL_TRIGGER[31,24] | 7:0 | See description of '2B20h'. | |
| .2h | REG2B24 | 7:0 | Default: 0x00 | Access : RO |
| 2B24h) | JRQ_RAW_STATUS[7:0] | 7:0 | IRQ raw status, bit[31:0]. | |
| 12 | | | Interrupt source status for I | T . |
| .2h 2 6 25h) | REG2B25 | 7:0 | Default : 0x00 | Access : RO |
| - | IRO RAW_STATUS[15:8] | 7:0 | See description of '2B24h'. | |
| .3h 2B2 <mark>6</mark> h) | REG2B26 | 7:0 | Default : 0x00 | Access : RO |
| X | IRQ_RAW_STATUS[23:16] | 7:0 | See description of '2B24h'. | A |
| .3h 2B27h) | REG2B27 | 7:0 | Default : 0x00 | Access : RO |
| | IRQ_RAW_STATUS[31:24] | 7:0 | See description of '2B24h'. | A |
| 4h 2B28h) | REG2B28 | 7:0 | Default : 0x00 | Access : RO |
| , | IRQ_FINAL_STATUS[7:0] | 7:0 | IRQ final status, bit[31:0]. Final interrupt status for IRC | Э. |
| .4h | REG2B29 | 7:0 | Default : 0x00 | Access : RO |
| 2B29h) | IRQ_FINAL_STATUS[15:8] | 7:0 | See description of '2B28h'. | 1 |
| .5h | REG2B2A | 7:0 | Default : 0x00 | Access : RO |



| IRQ Regi | IRQ Register (Bank = 2B) | | | | | |
|---------------------|--------------------------|-----|-----------------------------|--------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2B2Ah) | IRQ_FINAL_STATUS[23:16] | 7:0 | See description of '2B28h'. | | | |
| 15h | REG2B2B | 7:0 | Default : 0x00 | Access : RO | | |
| (2B2Bh) | IRQ_FINAL_STATUS[31:24] | 7:0 | See description of '2B28h'. | | | |
| 7Eh | REG2BFC | 7:0 | Default : 0x00 | Access : R/W | | |
| (2BFCh) | - | 7:1 | Reserved | X O | | |
| | CPU0_2_CPU1_IRQ | 0 | CPU0 to CPU1 interrupt. | | | |
| 7Fh | REG2BFE | 7:0 | Default: 0x00 | Access : R/W | | |
| (2BFEh) | - | 7:1 | Reserved. | | | |
| | CPU1_2_CPU0_IRQ | 0 | CPU1 to CPU0 interrupt. | | | |



ICACHE Register (Bank = 2B)

| ICACHE I | Register (Bank = 2B) | | | |
|------------------------|------------------------|-----|------------------------------|-------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 40h | REG2B80 | 7:0 | Default : 0x00 | Access : R/W |
| (2B80h) | SDRAM_CODE_MAP[7:0] | 7:0 | SDRAM code map address, | unit is 64-Kbyte. |
| 40h | REG2B81 | 7:0 | Default : 0x00 | Access : R/W |
| (2B81h) | SDRAM_CODE_MAP[15:8] | 7:0 | See description of '2880h'. | XU |
| 41h | REG2B82 | 7:0 | Default : 0x00 | Access : RO |
| (2B82h) | CPU_ADR_L[7:0] | 7:0 | CPU address[15:0]. | |
| 41h | REG2B83 | 7:0 | Default: 0x00 | Access : RO |
| (2B83h) | CPU_ADR_L[15:8] | 7:0 | See description of '2B82h'. | |
| 42h | REG2B84 | 7:0 | Default : 0x00 | Access : RO |
| (2B84h) | CPU_ADR_H[7:0] | 7:0 | CPU address[23:0]. | |
| 42h | REG2B85 | 7.0 | Default : 0x00 | Access: RO |
| (2B85h) | CPU_ADR_H[15:8] | 7:0 | See description of '2B84h'. | |
| 43h | REG2B86 | 7:0 | Default: 0x00 | Access RO |
| (2B86h) | CPU_ROM_DATA0[7:0] | 7.0 | Icache return data[15:0] to | CPU. |
| 43h | REG2E87 | 7:0 | Default : 0x00 | Access : RO |
| (2B87h) | CPU_ROM_DATA0[15:8] | 7:0 | See description of '2B86h'. | |
| 44h | REG2B88 | 7:0 | Default : 0x00 | Access : RO |
| (2B88h) | CPU_ROM_DATA1(7:01 | 7:0 | Icache return data[31:16] to | o CPU. |
| 14h | REG2B89 | 7:0 | Default : 0x00 | Access : RO |
| (2B89h) | CPU_ROM_DATA1[15.8] | 7:0 | See description of '2B88h'. | |
| 15h | REG2B8A | 7:0 | Default : 0x00 | Access : RO |
| (2 <mark>5</mark> 8Ah) | CACHE_MISS_COUNT[7:0] | 7:0 | Cache Miss counter. | |
| 15h | REG2B8B | 7:0 | Default : 0x00 | Access : RO |
| (2B8Bh) | CACHE_MISS_COUNT[15:8] | 7:0 | See description of '2B8Ah'. | |
| 46h | REG2B8C | 7:0 | Default : 0x00 | Access : RO |
| (2B8Ch) | CACHE_HIT_COUNT[7:0] | 7:0 | Cache Hit counter. | |
| 46h | REG2B8D | 7:0 | Default : 0x00 | Access : RO |
| (2B8Dh) | CACHE_HIT_COUNT[15:8] | 7:0 | See description of '2B8Ch'. | |
| 17h | REG2B8E | 7:0 | Default : 0x00 | Access : RO |
| (2B8Eh) | - | 7:2 | Reserved. | |
| | CPU_WAIT | 1 | CPU wait flag. | |
| | | | 1: Wait. | |



| ICACHE I | Register (Bank = 2B) |) | | |
|---------------------|----------------------|-----|-----------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 0: Hit. | |
| | CACHE_MISS_FLAG | 0 | Cache Miss flag. 1: Miss. 0: Hit. | |
| 48h | REG2B90 | 7:0 | Default: 0x00 Access: RO | |
| (2B90h) | - | 7:4 | Reserved | |
| | CACHE_FSM[3:0] | 3:0 | Cache FSM. | |
| 4Ah | REG2B94 | 7:0 | Default: 0x00 Access: R/W | |
| (2B94h) | DUMP[7:0] | 7:0 | Temp register. | |
| 4Ah | REG2B95 | 7:0 | Default: 0x00 | |
| (2B95h) | DUMP[15:8] | 0: | See description of 12B94h'. | |
| 50h | REG2BA0 | 7:0 | Default: 0x01 Access: R/W | |
| (2BA0h) | - | 7:1 | Reserved | |
| | CACHE_BY_PASS | 0 | Cache bypass mode. | |



XDMIU Register (Bank = 2B)

| XDMIU R | egister (Bank = 2B) | | | |
|---------------------|---------------------|-----|--|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 60h | REG2BC0 | 7:0 | Default : 0x00 | Access : R/W |
| (2BC0h) | - | 7:1 | Reserved. | |
| | SOFTWARE_RST | 0 | Set 1 to reset HK_MCU XDAT | TA to MIU. |
| 61h ~ 61h | - | 7:0 | Default : • | Access : |
| (2BC2h ~ 2BC3h) | - | - | Reserved. | |
| 62h | REG2BC4 | 7:0 | Default: 0x00 | Access : R/W |
| (2BC4h) | - | 7:3 | Reserved. | |
| | XB_SDR_MAP_EN | 2 | Set 1 to enable mapping of h | HK≜MCU XDATA to MIU. |
| | XD2MIU_WPRI | 1 | XDATA to MIU write priority. | |
| | XD2MIU_RPRI | 0 | XDATA to MIU read priority. | |
| 63h | REG2BC6 | 7:0 | Default 0x00 | Access: R/W |
| (2BC6h) | XB_ADDR[7:0] | 7:0 | Low bound address of MCU 2 | DATA mapping to MIU. |
| | | | The unit is 1k bytes. | |
| | | | The XDATA address is hit if (XDATA_ADDR[15:10] >= XE | · |
| 63h | REG2BC7 | 7:0 | Default : 0x00 | Access: R/W |
| (2BC7h) | XB_ADDR[15:8] | 7:0 | See description of '2BC6h'. | Access: N/W |
| 64h | REG2 BC8 | 7:0 | Default: 0x00 | Access : R/W |
| (2BC8h) | SDR_XD_MAP[7:0] | 7:0 | Low byte address to access 3 | · · · · · · · · · · · · · · · · · · · |
| | | 7.0 | The granularity is 64k bytes. | |
| | | | The actual address[23:0] to | |
| | | | SDR_XD_MAP[10:8], SDR_X | |
| | | | XDATA_ADDR[15:3]}, where XDATA addresses of 64k byte | XDATA_ADDR[15:0] are MCU |
| 64h | REG2BC9 | 7:0 | Default : 0x00 | Access : R/W |
| (2BC9h) | SDR_XD_MAP[15:8 | 7:0 | See description of '2BC8h'. | , |
| 65h | REG2BCA | 7:0 | Default : 0x00 | Access : R/W |
| (2BCAh) | XB_ADDR 1[7:0] | 7:0 | Low bound address of MCU | - |
| | | | The unit is 1k bytes. | |
| | | | The XDATA address is hit if (| |
| | | | XDATA_ADDR[15:10] >= XB | |
| 65h (2BCBh) | REG2BCB | 7:0 | Default : 0x00 | Access : R/W |
| (ZDCDII) | XB_ADDR_1[15:8] | 7:0 | See description of '2BCAh'. | |



| XDMIU R | egister (Bank = 2B) | | | |
|---------------------|------------------------------|-----|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 66h | REG2BCC | 7:0 | Default : 0x00 | Access : R/W |
| (2BCCh) | SDR_XD_MAP_1_0[7:0] | 7:0 | Low byte address to access X. The granularity is 1k bytes. The actual address[23:0] to N. {SDR_XD_MAP_1_1[0], SDR_XD_MAP_1_0[7:0], XDAXDATA_ADDR[15:0] are MCL bytes. | MIU would be _XD_MAP_1_0[15:8], .TA_ADDR[9:3]}, where |
| 66h | REG2BCD | 7:0 | Default : 0x00 | Access : R/W |
| (2BCDh) | SDR_XD_MAP_1_0[15:8] | 7:0 | See description of '2BCCh'. | • |
| 67h (2BCEh) | REG2BCE SDR_XD_MAP_1_1[7:0] | 7:0 | Default: 0x00 Low byte address to access X The granularity is 1k bytes. The actual address[23:0] to N {SDR_XD_MAP_1_1[0], SDR_ SDR_XD_MAP_1_0[7:0], XDA XDATA_ADDR[15:0] are MCU bytes. | MIU would be XD_MAP_1_0[15:8], XA_ADDR[9:3]}, where |
| 67h | REG2BCF | 7:0 | Default : 0x00 | Access : R/W |
| (2BCFh) | SDR_XD_MAP_1_1[15:8] | 7.0 | See description of '280 h'. | - |



AUDIO0 Register (Bank = 2C)

| AUDIO0 I | Register (Bank = 20 | C) | |
|---------------------|-----------------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| 00h | REG2C00 | 7:0 | Default : 0x00 Access : R/W |
| (2C00h) | - | 7:2 | Reserved. |
| | CLKGEN_RESET | 1 | Audio engine clkgen reset. 0: Normal. 1: Reset. |
| | SOFTWARE_RESET | 0 | Audio engine software reset. 0: Normal. 1: Reset. Note: This command cannot reset register value. |
| 01h | REG2C02 | 7:0 | Default: 0x00 Access: R/W |
| (2C02h) | EN_CARD_READER_FIX_ YNTH | | Enable card reader audio sample frequency fixed synthesizer module. 0: Disable. 1: Enable (256Fs). |
| | EN_DVB_FIX_SYNTH | 6 | Enable DVB audio sample frequency fixed synthesizer module. 0: Disable. 1: Enable (256Fs) |
| | EN_DVB_SYNC_SYNTH | 5 | Enable DVB audio sample frequency synthesizer module, synchronous to 27 MHz clock. 0: Disable. 1: Enable (256Fs). |
| | I2S_IN_FINIT | 4 | Configure input I2S interface format. 0: I2S justified (standard format). 1: Left-justified. |
| ٧(| EN_12S_SYNTH | 3 | Enable I2S audio sample frequency synthesizer module. 0: Disable. 1: Enable (256Fs). |
| | EN_SIF_SYNTH | 2 | Enable SIF audio sample frequency synthesizer module. 0: Disable. 1: Enable (256Fs). |
| | EN_SPDIE_CDR | 1 | Enable S/PDIF input clock data recovery module. 0: Disable. 1: Enable (256Fs). |
| | EN_ADC_SYNTH | 0 | Enable ADC audio sample frequency synthesizer module. 0: Disable. |



| AUDIO0 I | Register (Bank = 2C) | | | |
|---------------------------------------|-------------------------------|-----|---|------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 1: Enable (256Fs). | |
| 01h | REG2C03 | 7:0 | Default: 0x00 | Access : R/W |
| (2C03h) | SPDIF_IN_BLOCK_NO_CH ECK | 7 | Don't care the block interval of 0: Normal. 1: Enable (don't care). | of SPDIF IN. |
| | AUTO_CLEAR_PC_PD | 6 | Auto clear PC & PD. 0: Enable. 1: Disable. | |
| | - | 5 | Reserved. | <u> </u> |
| | EN_768_FS_SYNTH | 4 | Enable 768 fs audio sample fr 0: Disable. 1: Enable (256Fs) | requency synthesizer module. |
| | - | 3 | Reserved. | |
| DVB_PLL_LOCK_CURREFREQ DVB_FREQ_GAIN | DVB_PLL_LOCK_CURRENT _FREQ | 2 | Force lock current DVB SYNC 0: Disable. 1: Enable. | synthesizer frequency. |
| | DVB_FREQ_GAIN | | Audio DVB SYNC synthesize Normal. Enhanced (smaller Cs). | Cs gain selection. |
| | DVB_PHASE_GAIN | 0 | Audio DVB SYNC synthesizer 0: Normal 1: Enhanced (smaller Cp). | Cp gain selection. |
| 02h | REG2C04 | 7:0 | Default : 0x00 | Access : RO |
| (2C04h) | DVB_SYNC_FREQ[7:0] | 7:0 | Audio DVB SYNC synthesizer | frequency value. |
|)2h | REG2C05 | 7:0 | Default : 0x00 | Access : RO |
| 2C05h) | DVB_SYNC_NO_SIGNAL | 5 | Audio DVB SYNC synthesizer 0: Signal detected. 1: No signal input. | input signal detect. |
| | DVB_SYNC_FREQ[14/8] | 6:0 | See description of '2C04h'. | |
|)3h | REG2C06 | 7:0 | Default: 0x00 | Access : RO |
| (2C06h) | I2S_FREQ 7:0] | 7:0 | Audio I2S clock data recovery | frequency value. |
| 03h | REG2C07 | 7:0 | Default : 0x00 | Access : RO |
| (2C07h) | I2S_NO_SIGNAL | 7 | Audio I2S clock data recovery 0: Signal detected. 1: No signal input. | input signal detect. |
| | I2S_FREQ[14:8] | 6:0 | See description of '2C06h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|----------------------------------|---|--------------------------|--|---------------------------------------|
| 04h | REG2C08 | 7:0 | Default: 0x00 | Access : RO |
| (2C08h) | SIF_FREQ[7:0] | 7:0 | Audio SIF clock data recovery | frequency value. |
|)4h | REG2C09 | 7:0 | Default : 0x00 | Access : RO |
| (2C09h) | SIF_NO_SIGNAL | 7 | Audio SIF clock data recovery 0: Signal detected 1: No input signal. | input signal detect. |
| | SIF_FREQ[14:8] | 6:0 | See description of 2C08h'. | |
|)6h | REG2C0C | 7:0 | Default: 0x00 | Access : RO |
| (2C0Ch) | HDMI_MODE[1:0] | 7:6 | Status of audio stream from H 00: PCM audio. 01: Non-PCM (Compressed) a 10: One Bit Audio. 11: N/A. | • 7 |
| | HDMI_AUDIO_MUTE. | 5 | Status of HDMI audio decoder 0: Normal. 1: Mute | (pre-setting error event). |
| | HDMI_AVMUTE | 4 | Decoded AVMUTE bit from HC packet 0: Clear AVMUTE. 1: Set AVMUTE | MI received General Control |
| | - | 3.0 | Reserved | |
| .0h | REG2C20 | 7:0 | Default : 0x32 | Access : R/W |
| 2C20h) | AUPLL_FS | 7 | HDMI audio PLL reset. 0: No action. | |
| | | | 1: Reset. | |
| | AUPLL_ICTRL[2:0] | 6.4 | Audio HDMI CODEC PLL charg | e pump current control. |
|) { | AUPLL_ICTRL[2:0] AUPLL_PDN | 6.4 | | e pump current control. |
| \ \ \ | | 6:4 3 2:0 | Audio HDMI CODEC PLL charged DMI audio PLL power down. 0: No action. | |
| L1h | AURLE_PDN | 3 | Audio HDMI CODEC PLL charge DMI audio PLL power down. 0: No action. 1: Power down. Audio HDMI CODEC PLL loop to | |
| | AUPLL_PDN AUPLL_RCTRL[2:0] | 2:0 | Audio HDMI CODEC PLL charge DMI audio PLL power down. 0: No action. 1: Power down. Audio HDMI CODEC PLL loop (R: 15 +5* RCTRL (kohm). | filter resistor control. |
| (2C22h) | AUPLL_RCTRL[2:0] REG2C22 | 2:0 7:0 | Audio HDMI CODEC PLL charge DMI audio PLL power down. 0: No action. 1: Power down. Audio HDMI CODEC PLL loop to R: 15 +5* RCTRL (kohm). Default: 0x00 | filter resistor control. |
| 11h (2C22h) 11h (2C23h) | AUPLL_RCTRL[2:0] REG2C22 AUPLL_TEST_IN[7:0] | 2:0 7:0 7:0 | DMI audio PLL power down. 0: No action. 1: Power down. Audio HDMI CODEC PLL loop to R: 15 +5* RCTRL (kohm). Default: 0x00 HDMI AUPLL test input. | filter resistor control. Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|------------------------|----------------|---|
| (2C24h) | AUPLL_VCO_OFFSET | 7 | Enable VCO free running. 0: Enable. 1: Disable. |
| | AUPLL_INTDIVIDE | 6 | Enable intercept audio driver in HDMI PLL synthesizer. 0: Normal. 1: Enable. |
| | EN_CLKPIX2X | 5 | Enable video clock 2x output clock. 0: Disable. 1: Enable. |
| | AUPLL_LCKDCT | 4 | Enable TMDS PLL lock detection. 0: Disable. 1: Enable. |
| | AUPLL_PORST | | HDMI audio PLL reset. 0: Normal 1: Reset (all analog front-end & dividers) |
| - | AUPLL_RESETP | 2 | HDMI audio PLL post clock divider reset (KP). 0: Normal. 1: Reset |
| . (| AUPLL_RESETF | | HDMI audio PLL feedback clock divider reset (FBDIV & KM). 0: Normal. 1: Reset. |
| - 1 | | 0 | Reserved. |
| 13h (2C26h) | REG2C26 AUPLL_KR[5:0] | 7:0 7:4 | Default: 0x00 Access: R/W HDMI PLL post divider ratio (KP) for new mode. 0000: 1. 0001: /2. 0010: /4. 1001: /512. 1010: /1024. 1011: /1024. |
| | AUPLL_KM[3:0] | 3:0 | 1111: /1024. HDMI PLL KM divider ratio for new mode. 0000: /1. 0001: /2. 0010: /4. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|--------------------|-----|--|---------|
| | | | 0111: /128. | |
| | | | 1000: /256. | |
| | | | 1001: /256. | |
| | | | | |
| | | | 1111: /256. | • |
| 13h | REG2C27 | 7:0 | Default: 0x00 Access: R/W | |
| (2C27h) | - | 7:2 | Reserved. | |
| | AUPLL_KN[1:0] | 1:0 | HDMI PLEKN divider ratio for new mode. | |
| | | | 00: /1. | |
| | | | 01./2 | |
| | | | 10./4. | |
| | | | 11: /4. | |
| 14h | REG2C28 | 7.0 | Default: 0x00 Access: R/W |) |
| (2C28h) | AUPLL_DDIV[3:0] | 7:4 | HDMI PLL input overwrite divider value from noise-sha | аре |
| | | | quantizer for new mode. | |
| | | | 0000: N.A. (16). | |
| | | | 0001: N.A. (/17). | |
| | | | 0010: /2 | |
| | | | 0011:73. | |
| | | | 1111. /15 | |
| | ALIDI EDDTI (E) | | 1111: /15. | |
| | AUPLI_FBDIV[3:0] | 3.0 | HDMI PLL feedback overwrite divider value from noise | :-snape |
| | | | quantizer for new mode. 1000: N.A. (/16). | |
| 13 | | | 0001: N.A. (/17). | |
| | | | 0010: 72. | |
| | | | 00 II: /3. | |
| | | | | |
| | | | 1111: /15. | |
| 15h | REG2C2A | 7:0 | Default: 0x00 Access: R/W | |
| (2C2Ah) | EN_CTS_N_SYNTH | 7 | Audio HDMI CTS-N synthesizer control. | |
| | | | 0: Idle. | |
| | | | 1: Enable (never disable CTS-N synthesizer after it is | |
| | | | enabled). | |
| | - | 6 | Reserved. | |
| | SYNTH_PLL_LOCK_SEL | 5 | Audio HDMI CTS-N synthesizer lock function select. | |
| | | | 0: Manual. | |
| | | | 1: Auto. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------------|--------------|---|-----------------------------------|
| | SYNTH_256FS_EXPANDER | 4 | S/PDIF 256 fs synthesizer cloc 0: Normal (1T width). 1: Expander (2T width). | k pulse expander. |
| | SYNTH_PLL_LOCK_FREQ | 3 | Audio HDMI CTS-N synthesize 0: Normal. 1: Lock. | r lock current frequency. |
| | SYNTH_FREQ_GAIN | 2 | Audio HDMI CTS-N synthesize 0: Normal. 1: Enhanced (smaller Cs). | r Cs gain selection. |
| | SYNTH_PH_GAIN | 1 | Andio FIDML CTS-N synthesize 0: Normal. 1: Enhanced (smaller Cp). | r Cp gain selection. |
| | SYNTH_SEL_CTS_REF | 18 | Audio HDMI CTS-N synthesize 0: Select CTS FIFO out valid. 1: Select CTS[19:0]. | r CTS REF selection. |
| (2C2Bh) | REG2C2B | 7:0 | Default : 0x00 | Access : R/W |
| | NO_INPUT_CTRL_EN | 7:4 | Reserved. Enable no input HDMI dlock to | mute audio |
| | SYNTH_NO_INPUT_LOCK _EN | X | Enable CTS N synthesizer to lo output. 0: Unlock 1: Lock. | |
| 7 | SYNTH_NO_INRUT_SEL | 1 | CTS N synthesizer selection of control output 256fs. O Select unlock no input signal. 1: Select lock no input signal. | lock or unlock no input signal to |
| ٧(| CLR_SYNTH_LOCK | 0 | Clear synthesizer's lock state. 0: Normal. 1: Clear. | |
| 16h | REG2C2C | 7:0 | Default : 0x00 | Access : RO |
| (2C2Ch) | CTS_N_SYNTH_FREQ[7:0] | 7:0 | Audio HDMI CTS-N synthesize | |
| 16h (2C2Dh) | DVI_NO_INPUT | 7:0 7 | Default: 0x00 Audio HDMI CTS-N synthesize 0: Signal detected. 1: No input signal. | Access: RO r input signal detect. |
| | CTS_N_SYNTH_FREQ[14: 8] | 6:0 | See description of '2C2Ch'. | |



| | Register (Bank = 2C) | | 1 | |
|---------------------|--------------------------|-----|--|-------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 17h | REG2C2E | 7:0 | Default : 0x00 | Access : RO |
| (2C2Eh) | - | 7:2 | Reserved. | |
| | AUPLL_HIGH_FLAG | 1 | HDMI AUPLL VCO too high flag. | |
| | AUPLL_LOCK | 0 | HDMI AUPLL lock indication. | A • |
| 18h | REG2C30 | 7:0 | Default : 0x0A | Access : R/W |
| (2C30h) | VCLK_CHK_RANGE[7:0] | 7:0 | HDMI video clock check range The video clock is judged as s count number is smaller than | stable if the jitter of video clock |
| 18h | REG2C31 | 7:0 | Default: 0x07 | Access : R/W |
| (2C31h) | - | 7:5 | Reserved. | • |
| | REF_CNT_NUM_SEL | 4 | Period for checking video cloc 0: 128 XTAL clock. 1: 256 XTAL clock. | k. |
| | VCLK_STABLE_TIME\$ [3:0] | 3:0 | Stable video clock check times | 5. |
| 19h | REG2C32 | 7:0 | Default: 0x00 | Access / RO |
| (2C32h) | VIDEO CLK_CNT[7:0] | 7:0 | HDMI video clock count. | |
| 19h | REG2C33 | 7:0 | Default : 0x00 | Access : RO |
| (2C33h) | | 7:6 | Reserved. | |
| | VCLK_STABLE | 5 | HDMI video clock stable indica | ation. |
| | VIDEO_CLK_CNT[12:8] | 4.0 | See description of '2C32h'. | |
| 1Ah | REG2C34 | 7:0 | Default: 0x00 | Access : R/W |
| (2C34h) | HDMI_AUDIO_MUTE_EN[| 7:4 | Enable the following events to | mute HDMI audio. |
|)` | HDMI_AUDIO_MUTE_EN[3:0] | | [1] Video clock frequency big [2]: HDMI AVMUTE. [3]: Reserved. | ı change. |
| S (| SYNTH_PLL_LOCK_EN[3:0 | 3:0 | Enable the following events to | freeze audio HDMI CTS-N |
| | | | synthesizer. [0]: CTS-N big change. [1]: Video clock frequency big [3:2]: Reserved. | ı change. |
| 20h | REG2C40 | 7:0 | Default : 0x00 | Access : RO |
| (2C40h) | STATUS_HDMI_PC[7:0] | 7:0 | HDMI input non-PCM preamble | e Pc. |
| 20h | REG2C41 | 7:0 | Default : 0x00 | Access : RO |
| (2C41h) | STATUS_HDMI_PC[15:8] | 7:0 | See description of '2C40h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|-----|--|--|
| 21h | REG2C42 | 7:0 | Default : 0x00 | Access : RO |
| 2C42h) | STATUS_HDMI_PD[7:0] | 7:0 | HDMI input non-PCM prea | mble Pd. |
| 1h | REG2C43 | 7:0 | Default : 0x00 | Access : RO |
| 2C43h) | STATUS_HDMI_PD[15:8] | 7:0 | See description of '2C42h | |
| 2h | REG2C44 | 7:0 | Default : 0x10 | Access : R/W |
| 2C44h) | HDMI_MATRIX0[7:0] | 7:0 | [15] Reserved: [14:12] HDMI Audio channous: 000: Mapped from channe 010: Mapped from channe 010: Mapped from channe 011: Mapped from channe 100: Mapped from channe | nel 4 matrix. ll 1. ll 2. ll 3. |
| | CO | | 101: Mapped from channed d110: Mapped from channel 111: Mapped from channel [11] Reserved [10:8] HDMI Audio channel 000: Mapped from channel 001: Mapped from channel 1001: Ma | el 6. el 7. el 3 matrix. |
| | | X | 010: Mapped from channel 011: Mapped from channel 100: Mapped from channel 101: Mapped from channel 110: Mapped from channel 111: Mapped from channel 111: Mapped from channel 111: Reserved. | el 4. el 5. el 6. el 7. el 8. |
| * | | | 000: Mapped from channe 001: Mapped from channe 010: Mapped from channe 011: Mapped from channe 100: Mapped from channe 101: Mapped from channe 110: Mapped from channe 111: Mapped from channe 13] Reserved. | 1. 2. 3. 4. 5. 6. |
| | | | [2:0] HDMI Audio channel 000: Mapped from channe 001: Mapped from channe | l 1. |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|--------------------|------------|---------------------------------------|
| | | | 010: Mapped from channel 3. |
| | | | 011: Mapped from channel 4. |
| | | | 100: Mapped from channel 5. |
| | | | 101: Mapped from channel 6. |
| | | | 110: Mapped from channel 7. |
| | | | 111: Mapped from channel 8. |
| 2h | REG2C45 | 7:0 | Default : 0x32 Access : R/W |
| 2C45h) | HDMI_MATRIX0[15:8] | 7:0 | See description of 2C44h'. |
| 3h | REG2C46 | 7:0 | Default: 0x54 Access: R/W |
| 2C46h) | HDMI_MATRIX1[7:0] | 7:0 | [15] Reserved. |
| | | | [14:12] HDMI Audio channel 8 matrix. |
| | | * (| 000: Mapped from channel 1 |
| | | X | 001: Mapped from channel 2. |
| | | | 010: Mapped from channel 3. |
| | | | 011 Mapped from channel 4. |
| | | | 100: Mapped from channel 5. |
| | | | 101: Mapped from channel 6. |
| | | | 110: Mapped from channel 7 |
| | | K = | Mapped from channel 8. [11] Reserved. |
| | | | [10:8] HDMI Audio chappel 7 matrix. |
| | | X | 000: Mapped from channel 1. |
| | U X | | 001: Mapped from channel 2. |
| | | | 010: Mapped from channel 3. |
| | | | 011: Mapped from channel 4. |
| | | | 100: Mapped from channel 5. |
| | | • | 101: Mapped from channel 6. |
| | | | 110: Mapped from channel 7. |
| | | | 111: Mapped from channel 8. |
| | | | [7] Reserved. |
| | | | [6:4] HDMI Audio channel 6 matrix. |
| | Y | ' | 000: Mapped from channel 1. |
| | | | 001: Mapped from channel 2. |
| | | | 010: Mapped from channel 3. |
| | | | 011: Mapped from channel 4. |
| | • | | 100: Mapped from channel 5. |
| | | | 101: Mapped from channel 6. |
| | | | 110: Mapped from channel 7. |
| | | 1 | 111: Mapped from channel 8. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|--------------------|-----|---|
| | | | [3] Reserved. |
| | | | [2:0] HDMI Audio channel 5 matrix. |
| | | | 000: Mapped from channel 1. |
| | | | 001: Mapped from channel 2. |
| | | | 010: Mapped from channel 3. |
| | | | 011: Mapped from channel 4. |
| | | | 100: Mapped from channel 5. |
| | | | 101: Mapped from channel 6. |
| | | | 110: Mapped from channel 7. |
| | | | 111: Mapped from channel 8. |
| 23h | REG2C47 | 7:0 | Default : 0x76 Access : R/W |
| (2C47h) | HDMI_MATRIX1[15:8] | 7:0 | See description of '2C46h'. |
| 24h | REG2C48 | 7.0 | Default : 0x00 Access : R/W |
| (2C48h) | DOWN_SAMPLE[7:0] | 7:0 | [15:14] Input SRC path down sampling ratio. |
| | | | 00: Normal (from 1x to 1x). |
| | | | 01: Down sample from 2x to 1x. |
| | | | 10: Down sample from 4x to 1x. |
| | | | 11: Reserved. |
| | | <= | [13:8] Reserved. |
| | | | [7:6] Input DVB down sampling ratio. |
| | | | 00: Normal (from 1x to 1x). |
| | | | 01: Down sample from 2x to 1x. |
| | | | 10: Down sample from 4x to 1x. |
| | | | 11: Reserved. |
| 13 | | | [34] Input I2S down sampling ratio. |
| | | | 00: Normal (from 1x to 1x). |
| | | • | 01 Down sample from 2x to 1x. |
| | | | 10: Down sample from 4x to 1x. |
| | | | 11: Reserved. |
| | | · · | [3:2] Input SPDIF down sampling ratio. |
| | | | 00: Normal (from 1x to 1x). |
| | | | 01: Down sample from 2x to 1x. |
| | | | 10: Down sample from 4x to 1x. |
| | | | 11: Reserved. |
| | | | [1:0] Input HDMI down sampling ratio. |
| | • | | 00: Normal (from 1x to 1x). |
| | | | 01: Down sample from 2x to 1x. 10: Down sample from 4x to 1x. |
| | | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|---|-------------------------------------|
| 28h | REG2C50 | 7:0 | Default: 0x0F | Access : R/W |
| (2C50h) | DAC_CMP0[7:0] | 7:0 | Coefficient 0 of DAC's con | mpensation filter. |
| 28h | REG2C51 | 7:0 | Default: 0x00 | Access: R/W |
| (2C51h) | DAC_CMP0[15:8] | 7:0 | See description of '2C50h | |
| 29h | REG2C52 | 7:0 | Default : 0xA4 | Access : R/W |
| (2C52h) | DAC_CMP1[7:0] | 7:0 | Coefficient 1 of DAC's con | mpensation filter. |
| 29h | REG2C53 | 7:0 | Default OxFF | Access . R/W |
| (2C53h) | DAC_CMP1[15:8] | 7:0 | See description of '2C52h | <u>'</u> . |
| 2Ah | REG2C54 | 7:0 | Default: 0x40 | Access : R/W |
| (2C54h) | DAC_CMP2[7:0] | 7:0 | Coefficient 2 of DAC's con | mpensation filter. |
| 2Ah | REG2C55 | 7:0 | Default : 0x7F | Access : R/W |
| (2C55h) | DAC_CMP2[15:8] | 7:0 | See description of 2C54h | |
| 2Bh | REG2C56 | 7:0 | Default: 0x22 | Access R/W |
| (2C56h) | ADC_CMP0[7:0] | 7:0 | Coefficient 0 of ADC's con | mpensation filter. |
| 2Bh | REG2C57 | 7:0 | Default : 0x00 | Access : R/W |
| (2C57h) | ADC_CMP0[15:8] | /:0 | See description of '2C56h | 7 |
| 2Ch | REG2C58 | 7:0 | Default : 0xF9 | Access : R/W |
| (2C58h) | ADC_CMP1[7:0] | 7:0 | Coefficient 1 of ADC's cor | npensation filter. |
| 2Ch | REG2C59 | 7.0 | Default : 0xFE | Access : R/W |
| (2C59h) | ADC_CMP1[15:8] | 7:0 | See description of '2C58h | '. |
| 2Dh | REG2C54 | 7:0 | Default : 0x61 | Access : R/W |
| 2C5Ah) | ADC_CMP2[7:0] | 7:0 | Coefficient 2 of ADC's con | mpensation filter. |
| 2Dh | REG2C5B | 7:0 | Default : 0x44 | Access : R/W |
| 2C5Bh) | ADC_CMP2[15:8] | 7:0 | See description of '2C5Ah | '. |
| Eh 🚺 | REG2C5C | 7:0 | Default : 0x34 | Access : R/W |
| 2C5Ch) | ADC_GAIN[7;0] | 7:0 | Pre-scale of ADC's decima | ation filter (format: unsigned 2.14 |
| 2Eh | REG2C5D | 7:0 | Default : 0x73 | Access : R/W |
| 2C5Dh) | ADC GAIN [15.8] | 7:0 | See description of '2C5Ch | '. |
| 80h | REG2C60 | 7:0 | Default : 0x00 | Access : R/W |
| 2C60h) | DECODER1_CFG[7:0] | 7:0 | [7:3] Reserved. | , |
| | | | [2:0] DSP decoder input f | function selection. |
| | | | 000: TSP Data (DVB syntl | • |
| | | | 001: TSP Data (Card Read 010: S/PDIF non-PCM (SF | , |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-------------------|-----|---|
| | | | 011: SIF (SIF synthesizer). 100: HDMI non-PCM (CTS-N synthesizer). Others: Reserved. |
| 31h | REG2C62 | 7:0 | Default: 0x00 Access: R/W |
| (2C62h) | DECODER2_CFG[7:0] | 7:0 | [3] Bypass mode for AUDIO_SPDIF_NONPCM_DECODER. [2:0] DSP decoder input function selection: 000: HDMI non-PCM (CTS-N synthesizer). 001: SIF (Card Reader synthesizer). 010: S/PDIF non-PCM (SPDIF synthesizer). 011: SIF (SIF synthesizer). 100: TSP2 Data (Card Reader synthesizer). 101: TSP2 Data (DVB synthesizer). |
| 32h | REG2C64 | 7:0 | Others: Reserved Default: 0x00 Access: R/W |
| 32n (2C64h) | CH1_CFG[7:0] | 7:0 | [7] Audio output channel 1 enable setting. |
| | | | 1: Enable. [6] Audio output channel 1 source clock selection. 0: Normal. 1: Synchronous to codes PLL (while codes PLL reference close is the same as this channel). [5] Audio output channel 1 sampling rate converter setting. 0: Normal. 1: SRC mode. [4] Audio output channel 1 over sampling rate setting. 0: 128 fs. 1: 256 fs. [5] Audio output channel 1 sigma delta modulator enable setting. 0: Idle (power saving). 1: Enable. [2:0] Audio output channel 1 source selection. 000: From DSP decoder1 output. 001: From DSP decoder2 output. 010: From audio ADC. 011: From input S/PDIF interface. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------|-----|--|---|
| | | | 111: From decimation | output. |
| 33h | REG2C66 | 7:0 | Default : 0x00 | Access : R/W |
| (2C66h) | CH2_CFG[7:0] | 7:0 | [7] Audio output chann 0: Idle (power saving). 1: Enable. [6] Audio output chann 0: Normal. 1: Synchronous to code is the same as this chan [5] Audio output chann 0: Normal. 1: SRC mode. [4] Audio output chann 0: 128 fs. 1: 256 fs. [3] Audio output chann setting. 0: Idle (power saving). 1: Enable. | rel 2 enable setting. rel 2 source clock selection. rec PLL (while codec PLL reference clock nnel). rel 2 sampling rate converter setting. rel 2 over sampling rate setting. rel 2 sigma delta modulator enable rel 2 source selection. rel output. rel output. rel interface. rerface. |
| | 1 | | 111: From decimation of | output. |
| 34h | REG2C68 | 7:0 | Default : 0x00 | Access: R/W |
| (2C68h) | CH3_CFG[7:0] | 7:0 | 0: Normal. 1: Synchronous to code is the same as this cha | el 3 source clock selection. ec PLL (while codec PLL reference clock |



| | Register (Bank | = 2C) | |
|---------------------|----------------|-------------|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | [4] Audio output channel 3 over sampling rate setting. |
| | | | 0: 128 fs. |
| | | | 1: 256 fs. |
| | | | [3] Audio output channel 3 sigma delta modulator enable |
| | | | setting. |
| | | | 0: Idle (power saving) |
| | | | 1: Enable. |
| | | | [2:0] Audio output channel 3 source selection. 000: From DSP decoder1 output. |
| | | | 001: From DSP decoder2 output. |
| | | | 010: From audio ADC. |
| | | | 011. From input S/PDIF interface. |
| | | | 100: From input I2S interface. |
| | | | 101: From HDMI (sample stream 5 & 6). |
| | | | 110: Reserved. |
| | | | 1111 From decimation output. |
| 35h | REG2C6A | 7:0 | Default: 0x0f Access: R/W |
| (2C6Ah) | CH4_CFG[7:0] | 7:0 | [7] Audio output channel 4 enable setting. |
| | | | 0: Idle (power saving). |
| | | | I. Enable. |
| | | | 6] Audio output channel 4 source clock selection. |
| | | /- / | 0: Normal. |
| | | | 1: Synchronous to codec PLL (while codec PLL reference clock |
| | | | is the same as this channel). 15] Audio output channel 4 sampling rate converter setting. |
| 13 | | ^ | 0: Normal. |
| | | | 1. SRC mode. |
| | | | [4] Audio output channel 4 over sampling rate setting. |
| | | | 0: 128 fs. |
| | | | 1: 256 fs. |
| X | | | [3] Audio output channel 4 sigma delta modulator enable |
| | | | setting. |
| | | | 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [2:0] Audio output channel 4 source selection. |
| | | | 000: From DSP decoder1 output. |
| | | | 001: From DSP decoder2 output. |
| | | | 010: From audio ADC. |
| | | | 011: From input S/PDIF interface. |
| | | | 100: From input I2S interface. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|---|--|
| | | | 101: From HDMI (sample streat 110: Reserved. 111: Reserved. | am 7 & 8). |
| 36h | REG2C6C | 7:0 | Default : 0x00 | Access : R/W |
| (2C6Ch) | INPUT_REGEN_CFG[7:0] | 7:0 | [13] TIMING_GEN genshot sel 0: Bypass genshot (recommen 1: Use genshot. [12:9] Reserved [8] Fixed SPDIF, I2S & M-Link 0: Disable. 1: Enable (recommended). [7] HDMI clock auto re-generato 0: Disable. 1: Enable. [6] SIF clock auto re-generato 0: Disable. 1: Enable. [5] I2S clock auto re-generato 0: Disable. 1: Enable. [4] S/PDIF clock auto re-generato 0: Disable. 1: Enable. [3] DVB clock auto re-generato 1: Disable. 1: Enable. [4] SRC mode for SPDIF. 0: Normal. | tor function enable. r function enable. r function enable. |
| 6 | | | 1: Enable. [1] SRC mode for 1st I2S enco | oder. |
| | XO | | 0: Normal. 1: Enable. [0] Reserved. | |
| 36h | REG2C6D | 7:0 | Default : 0x00 | Access : R/W |
| (2C6Dh) | INPUT_REGEN_CFG[15:8] | 7:0 | See description of '2C6Ch'. | |
| 10h | REG2C80 | 7:0 | Default : 0x00 | Access : R/W |
| (2C80h) | SPDIF_OUT_CS0[7:0] | 7:0 | S/PDIF Output Channel Status | - |
| 41h | REG2C82 | 7:0 | Default : 0x00 | Access : R/W |



| HUDIOU F | Register (Bank = 2C) |) | T | |
|---------------------|----------------------|--------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2C82h) | SPDIF_OUT_CS1[7:0] | 7:0 | S/PDIF Output Channel Statu | us [8:15] (refer to CR04.4). |
| 42h | REG2C84 | 7:0 | Default: 0x00 | Access : R/W |
| (2C84h) | SPDIF_OUT_CS2[7:0] | 7:0 | S/PDIF Output Channel Statu | us [16:23] (refer to CR04.4). |
| 1 3h | REG2C86 | 7:0 | Default : 0x00 | Access : R/W |
| (2C86h) | SPDIF_OUT_CS3[7:0] | 7:0 | S/PDIF Output Channel Statu | us [24:31] (refer to CR04.4). |
| 14h | REG2C88 | 7:0 | Default : 0x00 | Access : R/W |
| (2C88h) | SPDIF_OUT_CS4[7:0] | 7:0 | S/PDIF Output Channel Statu | us [32:39] (refer to CR04.4). |
| 45h | REG2C8A | 7:0 | Default: 0x00 | Access : R/W |
| (2C8Ah) | SPDIF_OUT_CFG[7:0] | 7:0 | [16] Insert Validity Bit. 0: Disable. 1: Enable. [14] SPDIF source selection. 0: Data after Sound Effect. 1: Data before Sound Effect. [13:11] Reserved. [10] Counter reset value selection. 0: Counter value set 0. 1: Counter value set 64 (received) 5/PDIF encoders. | ection. |
| | | | 5/PDIF encoders. 5et to 0 in SRC mode. 0: Disable. 1: Enable. [7] Audio output channel S/F 0: Idle (power saving). 1: Enable. [6] Reset S/PDIF output mod This bit shall be toggled afte S/PDIF output modules. 0: Normal. 1: Reset (synchronous input | dules. r data or clock is changed for |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|---------------------|----------|--|
| | | | 0: Normal. |
| | | | 1: SRC mode. |
| | | | [4] Enable channel status insertion for output S/PDIF modu |
| | | | 0: Disable (refer from S/PDIF / HDMI input channel status) |
| | | | 1: Enable (refer from SPDIF_OUT_CS04). |
| | | | [3] Audio output of annie 1/2/3/4 test source selection. |
| | | | 0: Normal (16 bits). |
| | | | 1: From DSP output 24-bit interface (only without SRC) (or |
| | | | for SEL SPDIE CH[1:0]). |
| | | | [2:0] Audio output channel S/PDIF source selection (16/24 |
| | | | bits) |
| | | | 000: From audio output channel 1. 001: From audio output channel 2. |
| | | | 010: From audio output thannel 3. |
| | | | 011: From audio output channel 4. |
| | | | 100 HDMI typass. |
| | | | 101: DVB non-PeM output. |
| | | | 110: N.A. |
| | | 1 | 111: N.A |
| 45h | REG2C8B | 7:0 | Default: 0x00 Access: R/W |
| (2C8Bh) | SPDIF_OUT_CFG[15:8] | 7:0 | See description of 208Ah'. |
| 46h | REG2C8C | 7:0 | Default: 0x00 Access: R/W |
| (2C8Ch) | 12S_OUT1_CFG[7:0] | 7:0 | [15] Audio output channel I2S enable setting. |
| | | | 0: Idle (power saving). |
| 13 | | | 1. Enable. |
| | | | [14] Reset I2S output modules. |
| | | | The bit shall be toggled after data or clock is changed for I |
| | | | output modules. |
| | | | 0: Normal. |
| | | | 1: Reset (synchronous input Fs and output Fs). |
| • | | | F. 63 4 |
| X | 9 .0 | | [13] Automatically synchronize input and output timing of t |
| X | V XC | | I2S encoders. |
| K | J. Y.C | | I2S encoders. Set to 0 in SRC mode. |
| K | , vie | | I2S encoders. Set to 0 in SRC mode. 0: Disable. |
| K | Wie. | | I2S encoders. Set to 0 in SRC mode. 0: Disable. 1: Enable (recommended). |
| K | Mile | | I2S encoders. Set to 0 in SRC mode. 0: Disable. 1: Enable (recommended). [12] Counter reset value selection. |
| * | | | I2S encoders. Set to 0 in SRC mode. 0: Disable. 1: Enable (recommended). |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------|-----|--|
| Australia | | | 0: Normal (16-bit). 1: From DSP output 24-bit interface (only without SRC) (only for SEL_IZS_CH[1:0]). [10] Audio output channel I2S source selection (24-bit). 0: Normal (following SEL_IZS_CH[1:0]). 1: From HDML audio link. [9:8] Audio output clannel I2S source selection (16/24 bits). 00: From audio output channel 1. 01: From audio output channel 2. 10: From audio output channel 3. 11: From audio output channel 4. [7] Automatically synchronize input and output timing of the I2S encoders. Set to 0 in SRC mode. 0: Disable. 1: Buable. [6:4] Clack frequency select for AUMCKG output pin (I2S MCLK). 000: Synthesizer 26 Fs. 101: Synthesizer 128 Fs. 101: PLL 12 Fs. 110: PLL 12 Fs. 110: PLL 12 Fs. 110: PLL 256 Fs. 111: PLL 384 Fs. 120: Output I2S interface format. 0: 12S-justified (standard format). 1: Left-justified. [2:0] Output I2S interface encoder word width (bit rate). 000: Synthesizer 16 clock cycles per sample word (16-bit). 001: Reserved. 010: Synthesizer 32 clock cycles per sample word (32-bit). 011: Reserved. |
| | | | 101: PLL 24 clock cycles per sample word (24-bit). 110: PLL 32 clock cycles per sample word (32-bit). 111: Reserved. |
| | REG2C8D | | Default : 0x00 Access : R/W |



| Mnemonic | Bit | Description | |
|-------------------------------|--------------------------------------|---|--|
| REG2C8E | 7:0 | Default : 0x00 | Access : R/W |
| I2S_OUT2_CFG[7:0] | 7:0 | [15:0] Reserved. | - |
| REG2C8F | 7:0 | Default : 0x00 | Access : R/W |
| I2S_OUT2_CFG[15:8] | 7:0 | See description of '2C8E | <u> </u> |
| REG2C90 | 7:0 | Default : 0x0F | Access : R/W |
| PAD_CFG[7:0] | 7:0 | 00: SPD (F output. 01: 125 SD1 output. 10: 125 SD2 output. 11: 125 SD3 output. [9:8] I2S MCLK pad outp 00: I2S MCLK output. 01: I2S SD1 output. 10: 12S SD2 output. 11: I2S SD3 output. 12: SD3 output. 17:6] I2S output mux cor 2: DSD output interface. Others. I2S output interf [5:2] Reserved. [1] Output enable for the | ut source selection. ntrol. |
| | | 1: Tri-state. [0] Output enable for SPI 0: Enable. 1: Tri-state. | DIFO output pin (S/PDIF Output). |
| REG2C91 | 7:0 | Default : 0x00 | Access: R/W |
| REG2C91 PAD CFG[15:8] | 7:0 | Default: 0x00 See description of '2C90h | Access : R/W |
| REC2C91 PAD_CFG[15:8] REC2C92 | | Default: 0x00 See description of '2C90h Default: 0x00 | - |
| | REG2C8F I2S_OUT2_CFG[15:8] REG2C90 | REG2C8F 7:0 I2S_OUT2_CFG[15:8] 7:0 REG2C90 7:0 | REG2C8F I2S_OUT2_CFG[15:8] REG2C90 PAD_CFG[7:0] 7:0 Default: 0x0F [15:12] Reserved. [11:10] SPDIP pad output. 00: SPDIF output. 01: I2S SD1 output. 11: I2S SD3 output. [9:8] I2S MCLK par output. 00: I2S MCLK output. 10: I2S SD1 output. 11: I2S SD3 output. [9:8] I2S MCLK output. 11: I2S SD3 output. 1 |



| Index | Register (Bank = 2 Mnemonic | Bit | Description |
|------------|------------------------------|-----------|--|
| (Absolute) | | | |
| | | | 11: From audio DSP channel 4 mute control. |
| | | | [3] Reserved. |
| | | | [2] Mute function setting on AUMUTE pin (Audio Mute). |
| | | | 0: Disable. |
| | | | 1: Output is active. |
| | | | [1] Configure AUMUTE output polarity (Audio Mute) |
| | | | 0: Active-low for mule. |
| | | | 1: Active-high for mute. |
| | | | [0] Output enable for AUMUTE output pin (Audio Mute). |
| | | | 0: Enable |
| | | | 1 Tri state. |
| 4Ah | REG2C94 | 7:0 | Default: 0x00 Access: R/W |
| (2C94h) | MUTE_CTRL1[7:0] | 7:0 | [7] Enable Audio DSP channel 1 mute from SIF mute. |
| | | X | 0: Disable. |
| | | | 1: Enable. |
| | | | [6] Enable Audio DSP channel 1 mute when DSD audio stream |
| | | | is received from HDMI receiver. |
| | | | 0: Disable |
| | | | 1: Enable. |
| | | | [5] Enable Audio DSP channel I mute from HDMI (flat sample |
| | | | decode error, PLL unlock, etc). |
| | | -X | 0: Disable. |
| | U . '% | | 1: Enable. |
| ~ // | | | [4] Enable Audio DSP channel 1 mute when AVMUTE signal i |
| | | | received from HDMI receiver. |
| | | | 0: Disable. |
| | | • | Enable. |
| | | | Enable Audio DSP channel 1 mute when non-PCM audio |
| | | | stream is received from HDMI receiver. |
| | | | 0: Disable. |
| | | | 1: Enable. |
| | Y X Y | | [2] Enable Audio DSP channel 1 mute when SPDIF input |
| | | | decoding error occurs. 0: Disable. |
| | | | 1: Enable. |
| | | | [1] Enable Audio DSP channel 1 mute when non-PCM audio |
| | | | stream is received from SPDIF input. |
| | | | 0: Disable. |
| | | | 1: Enable. |
| | | | [0] Enable Audio DSP channel 1 force Mute control. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|---|---|
| | | | 0: Mute. 1: Normal. | |
| 4Bh | REG2C96 | 7:0 | Default : 0x00 | Access : R/W |
| (2C96h) | MUTE_CTRL2[7:0] | 7:0 | is received from HDMI received 0: Disable. 1: Enable. [5 Enable Audio DSP channel decode error, PLL unlock, etc 0: Disable. 1: Enable. [4] Enable Audio DSP channel received from HDMI receiver. 0: Disable. 1: Enable, [3] Enable Audio DSP channel stream is received from HDMI or Disable. 1: Enable. [2] Enable Audio DSP channel decoding error occurs. 0: Disable. 1: Enable. [1] Enable Audio DSP channel decoding error occurs. 0: Disable. 1: Enable. [1] Enable Audio DSP channel stream is received from SPDIF or Disable. 1: Enable. [1] Enable Audio DSP channel stream is received from SPDIF or Disable. 1: Enable. [1] Enable Audio DSP channel or Disable. 1: Enable. [1] Enable Audio DSP channel or DISP | 2 mute when DSD audio streamer. 2 from HDMI (flat sample, 2 mute when AVMUTE signal is 2 mute when non-PCM audio receiver. 2 mute when SPDIF input 2 mute when non-PCM audio receiver. |
| 4Ch | REG2C98 | 7:0 | 1: Normal. Default: 0x00 | Access : R/W |
| (2C98h) | MUTE_CTRL3[7:0] | 7:0 | [7] Enable Audio DSP channel0: Disable.1: Enable. | 3 mute from SIF mute. 3 mute when DSD audio stream |



| AUDIO0 F | Register (Bank = 2C) | | |
|---------------------|-------------------------|----------------|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| 4Dit (2C9An) | REG2C9A MUTE_CTRL4[7:0] | 7:0 7:0 | 0: Disable. 1: Enable. [5] Enable Audio DSP channel 3 from HDMI (flat sample, decode error, PLL unlock, etc). 0: Disable. 1: Enable. [4] Enable Audio DSR channel 3 mute when AVMUTE signal is received from HDMI receiver. 0: Disable. 1: Enable. [1] Enable Audio DSP channel 3 mute when non-PCM audio stream is received from HDMI receiver. 0: Disable. 1: Enable. [2] Enable Audio DSP channel 3 mute when SPDIF input decoding error occurs. 0: Disable. 1: Enable. [1] Enable Audio DSP channel 3 mute when non-PCM audio et eam is received from SPDIF input. 0: Disable. 1: Enable. [0] Enable Audio DSP channel 3 force Mute. 0: Mute. 1: Normal. Default: 0x00 |
| | | | 1: Enable.[4] Enable Audio DSP channel 4 mute when AVMUTE signal is received from HDMI receiver.0: Disable. |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|-------------------|----------------|---|--|
| | | | 1: Enable. | |
| | | | [3] Enable Audio DSP ch | annel 4 mute when non-PCM audio |
| | | | stream is received from | HDMI receiver. |
| | | | 0: Disable. | |
| | | | 1: Enable. | |
| | | | | annel 4 mute when SPDIF input |
| | | | decoding error occurs. | |
| | | | 0: Disable. | |
| | | | 1: Enable. | and A make when you DCM and |
| | | | stream is received from | nannel 4 mute when non-PCM audio |
| | | | 0: Disable. | SPDIF IIIpud |
| | | | 1: Enable. | |
| | | | [0] Enable Audio DSP ch | annel 4 force Mute |
| | | | 0: Mute. | armer rioree rider |
| | | | 1: Normal. | |
| 50h | REG2CA0 | 7:0 | Default : 0xA9 | Access : R/W |
| (2CA0h) | CODEC_SYNTH[7:0] | 7:0 | CODEC synthesizer N.f = | = 6.10. |
| | | | 256 s = 214 / N.f. | |
| 50h | REG2CA1 | 7:0 | Default : 0x45 | Access : R/W |
| (2CA1h) | CODEC_SYNTH[15:8 | 7:0 | See description of '2CA0 |) . |
| | CODEC_5114111[15] | | | _ |
| 1h | REG2CA2 | 7.0 | Default 0x00 | Access: R/W |
| 1h | - | 7.0 7:0 | Default : 0x00 [6:4] SRC 25615 clock s | |
| 1h | REG2CA2 | | | election. |
| 1h | REG2CA2 | | [6:4] SRC 256F5 clock s | election. 1 input. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001. From DSP decoder: 010: From Audio ADC. | election. 1 input. 2 input. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF | election. 1 input. 2 input. interface. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte | election. 1 input. 2 input. interface. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. | election. 1 input. 2 input. interface. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. | election. 1 input. 2 input. interface. erface. |
| 51h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. | election. 1 input. 2 input. interface. erface. |
| 51h 2CA2h) | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe | election. 1 input. 2 input. interface. erface. |
| 51h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe 0: Stop. | election. 1 input. 2 input. interface. erface. |
| 51h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder; 001. From DSP decoder; 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe 0: Stop. 1: Enable. | election. 1 input. 2 input. interface. erface. U_PLL. erence clock control. |
| 1h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe 0: Stop. 1: Enable. [2:0] Audio codec PLL refe | election. 1 input. 2 input. interface. erface. U_PLL. erence clock control. |
| 51h | REG2CA2 | | [6:4] SRC 256FS clock s 100: From DSP decoder; 10: From DSP decoder; 10: From Audio ADC. 11: From input S/PDIF 100: From input I2S inter 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe 0: Stop. 1: Enable. [2:0] Audio codec PLL re 1000: From DSP decoder; | election. 1 input. 2 input. interface. erface. U_PLL. erence clock control. eference clock selection. 1 input. |
| 51h | REG2CA2 | | [6:4] SRC 256FS clock s 000: From DSP decoder: 001: From DSP decoder: 010: From Audio ADC. 011: From input S/PDIF 100: From input I2S inte 101: From HDMI. 110: From HDMI. 111: From MPLL/15 or A [3] Audio codec PLL refe 0: Stop. 1: Enable. [2:0] Audio codec PLL refe | election. 1 input. 2 input. interface. erface. U_PLL. erence clock control. eference clock selection. 1 input. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|---------------|-------|--|
| | | | 100: From input I2S interface. |
| | | | 101: From HDMI. |
| | | | 110: From HDMI. |
| | | | 111: From HDMI. |
| 52h | REG2CA4 | 7:0 | Default : 0x00 Access : R/W |
| 2CA4h) | CLK_CFG0[7:0] | 7:0 | [15] Audio CLK_150MHZ _ZR_MAC selection. |
| | | | 0: SIF PLL 8X/3 (recommended). |
| | | | 1: SIF PLL 8X /2.5 |
| | | | [14:13] Audio CLK_256FS_ADC_IN selection. |
| | | | 00. Codec synthesizer 128 FS. |
| | | | 01: Codec synthesizer 256 FS. |
| | | | 10: Codec PLL 128 FS. |
| | | | 11: Codec PLL 250 FS. |
| | | | [12] Audio CLK_SPOIF_SYNTH selection |
| | | | 0: 214 MHz |
| | | Y | 1: 107 MHz. |
| | | | [11] Audio CLK_I2S_SYNTH selection. 0: 214 MHz. |
| | | 7 | 1: 107 MHz. |
| | | | [10] Audio CLK_SIF_SYNTH selection. |
| | | \ ' 5 | 0: 214 MHz. |
| | | | 1: 107 MHz. |
| | | | [9] Audio CLK_CODEC_SYNTH selection. |
| | | | 0: 214 MHz. |
| | | | 107 MHz. |
| 13 | | | [8] Audio CLK_HDMI_SYNTH selection. |
| | | | 6. 214 MHz. |
| | | | 1:107 MHz. |
| | | | [7:6] Audio SIF FM demodulator clock source selection. |
| | | () | 00: MPLL / 4. |
| | | | 01: MPLL / 2 (recommended). |
| | | | 10: VIF-ADC Clock. |
| | | | 11: SIF-ADC Clock. |
| | | | [5]: Reserved. |
| | | | [4] Audio codec PLL post divider stage 2 selection. |
| | | | 0: Selected by SEL_C768NFS_DIV (recommended). |
| | • | | 1: Divide by 5. |
| | | | [3] Audio SIF channel enable setting. |
| | | | 0: Idle (power saving). |
| | | | 1: Enable. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------------|------------|---|
| | | | [2] Audio HDMI ACR engine selection. |
| | | | 0: Normal mode. |
| | | | 1: Test mode (CTS_N digital synthesizer). |
| | | | [1:0] Audio codec PLL post divider stage 2 selection. |
| | | | 00: Divide by 1 when SEL_C768NFS_DIV5 is set to 0 |
| | | | 01: Divide by 2 when SE C768NFS_DIV5 is set to 0 |
| | | | 10: Divide by 3 when SFL_C768NFS_DIV5 is set to 0. 11: Divide by 4 when SEL_C768NFS_DIV5 is set to 0. |
| | | | xx: Divide by 5 when SEL_C768NFS_DIV5 is set to 1. |
| 2h | REG2CA5 | 7:0 | Default : 0x00 Access : R/W |
| 2CA5h) | CLK_CFG0[15:8] | 7:0 | See description of '2CA4h'. |
| 3h | REG2CA6 | 7:0 | Default: 0x00 Access: R/W |
| 2CA6h) | CLK_CFG1[7:0] | 7.0 | [15] Audio CLK_MCLK_IDS_ENCODER invert setting. |
| | | | 0: Normal |
| | | | 1: Invert |
| | | | [14] Audio CLK_SPDIF_ENCODER invert setting. |
| | | | 9: Normal. |
| | | | 1: Invert |
| | | | Audio CLK_SPDIF_DECOLER invert setting. |
| | | N 7 | 0: Normal. |
| | 1 1 | | 1: Invert. [12] Audio CLK_SPDIF_SYNTH invert setting. |
| | U X | | 0: Normal. |
| | | | 1: Invert. |
| | | | [11] Audio CLK_I2S_SYNTH invert setting. |
| | | | 0. Normal. |
| | | | 1: Invert. |
| | | | [10] Audio CLK_SIF_SYNTH invert setting. |
| | | | 0: Normal. |
| | | | 1: Invert. |
| | | | [9] Audio CLK_CODEC_SYNTH invert setting. |
| | | | 0: Normal. |
| | | | 1: Invert. |
| | | | [8] Audio CLK_HDMI_SYNTH invert setting. 0: Normal. |
| | | | 1: Invert. |
| | | | [7] Audio CLK_SIF_ADC_R2B invert setting. |
| | | | 0: Normal. |
| | | | 1: Invert. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|-----------------------|-------------------------|------------|--|---|
| | | | [6] Audio CLK_SIF_ADC_R2 | B_FIFO invert setting. |
| | | | 0: Normal. | |
| | | | 1: Invert. | • |
| | | | [5] Audio CLK_SIF_ADC_CIO | C invert setting. |
| | | | 0: Normal. | |
| | | | 1: Invert. | |
| | | | [4] Audio QLK_DSP_230 inv | ert setting. |
| | | | 0: Normal. 1: Invert. | |
| | | | [3] Audio CLK_HDMI_DECO | DED invert setting |
| | | | 0. Normal. | DER invert setting. |
| | | | 1: Invert. | * ' |
| | | * | [2] Audio CLK_64F8_HDMI | DSD invert setting. |
| | | | 0. Normal. | |
| | | | 1: Invert. | |
| | | | | |
| | | | [1] Audio CLK_BCLK_I2S_D | ECODER invert setting. |
| | | | 0: Normal. | ECODER invert setting. |
| | | | 0: Normal. 1: Invert. | |
| | CC | | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E | |
| | CC | | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_LI 0: Normal. | |
| 3h | REG2CA7 | 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. | CODER invert setting. |
| 3h 2CA 7 h) | REG2CA7 CLK_CFG1[15:8] | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_LI 0: Normal. | |
| CA7h) | | | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 | CODER invert setting. |
| 2CA 7 h) 4h | CLK CFG1[15:8] | 7.0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. | Access: R/W Access: R/W |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 | Access: R/W Access: R/W |
| CA7h) Ih | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of 2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 | Access: R/W Access: R/W |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. | Access: R/W Access: R/W OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El Or Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. | Access: R/W Access: R/W OUT invert setting. |
| | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of 2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of 2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_El 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [14] Invert. [15] Audio CLK_256FS_CH2 | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of 2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH2 1: Invert. [15] Audio CLK_256FS_CH2 1: Invert. [16] Audio CLK_256FS_CH3 | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [15] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [16] Audio CLK_256FS_CH1 0: Normal. | Access: R/W Access: R/W OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of 2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [15] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [16] Audio CLK_256FS_CH1 0: Normal. 1: Invert. | Access: R/W Access: R/W OUT invert setting. OUT invert setting. OUT invert setting. |
| 2CA 7 h) 4h | CLK_CFG1[15:8] REG2CA8 | 7:0 7:0 | 0: Normal. 1: Invert. [0] Audio CLK_BCLK_I2S_E. 0: Normal. 1: Invert. Default: 0x00 See description of '2CA6h'. Default: 0x00 [15] Audio CLK_256FS_CH4 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH3 0: Normal. 1: Invert. [13] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [14] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [15] Audio CLK_256FS_CH2 0: Normal. 1: Invert. [16] Audio CLK_256FS_CH1 0: Normal. | Access: R/W Access: R/W OUT invert setting. OUT invert setting. OUT invert setting. |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|-----------------|---------------------|--|----------|
| | | | [10] Audio CLK_214M_SPDIF_SRC invert setting | ng. |
| | | | 0: Normal. | |
| | | | 1: Invert. | • |
| | | | [9] Audio CLK_256FS_ADC_IN invert setting. | A |
| | | | 0: Normal. | |
| | | | 1: Invert. | |
| | | | [8] Audio CLK_CODEC_PLL_REF invert setting 0: Normal. | |
| | | | 1: Invert. | |
| | | | [7] Audio CLK_256FS_CH4_IN invert setting. | |
| | | • | 0 Normal. | • |
| | | | 1: Invert. | |
| | | | [6] Audio CLK_256FS_CH3_IN invert setting. | |
| | | | o. Normal. | |
| | | | 1: Invert. | |
| | | | [5] Audio CLK_256FS_CH2_IN invert setting. 0: Normal. | |
| | | | 1: Invert. | |
| | | / / | [4] Audio CLK_256FS_CHI_IN invert setting. | |
| | | | 0 Normal. | |
| | | \ ' 5 | 1: Invert. | |
| | | | [3] Audio CLK_214M_CH4_SRC invert setting. | |
| | | | 0: Normal | |
| | | | 1: Invert. | |
| | \ \(\lambda\)\\ | | [2] Audio CLK_214M_CH3_SRC invert setting. O. Normal. | |
| | | | 1. Invert. | |
|) | | | [1] Audio CLK_214M_CH2_SRC invert setting. | |
| | 4 | | 0. Normal. | |
| | | | 1: Invert. | |
| | | | [0] Audio CLK_214M_CH1_SRC invert setting. | |
| | | | 0: Normal. | |
| 4h | REG2CA9 | 7:0 | 1: Invert. Default: 0x00 Access: R/W | |
| 2CA9h) | CLK_CFG2[15:8] | 7:0 | See description of '2CA8h'. | |
| | REG2CAA | 7:0 | Default: 0x00 Access: R/W | , |
| 2CAAh) | CLK_CFG3[7:0] | 7:0 | [15] Audio CLK_DSP_230 enable setting. | |
| | | | 0: Idle (power saving). | |
| | | | 1: Enable. | |



| ndex Absolute | Mnemonic 2) | Bit | Description |
|------------------|----------------|----------|--|
| | | | [14] Audio CLK_HDMI_DECODER enable setting. |
| | | | 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [13] Audio CLK_64FS_HDMI_DSD enable setting |
| | | | 0: Idle (power saving) |
| | | | 1: Enable. |
| | | | [12] Audio CLK_BCLK_IZS_DECODER enable setting. |
| | | | 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [11] Audio CLK_150MHZ_ZR_MAC enable setting. |
| | | | 0 [Idle (power saving). |
| | | | [10] Audio CLK_256FS_ADC_IN enable setting |
| | | | 10: Idle (power saving). |
| | | | 1: Enable. |
| | | | [9] Reserved. |
| | | | [8] Audio test clock enable setting. |
| | | 7 | 9: Idle (power saving). |
| | | / /. | 1: Enable. |
| | | | [7] Audio CLK_ICE_DSP_230 enable setting. |
| | | | 0: Idle (power saving) |
| | | | 1: Enable. |
| | | | [6] Reserved. |
| | | | [5] Audio CLK_SPDIF_DECODER enable setting. |
| | | | 0: Idle (power saving). |
| 12 | | | 1. Enable. |
| | | | Audio CLK_SPDIF_SYNTH enable setting. |
| | | | 0: Idle (power saving). |
| | | | 1. Enable. |
| | | | [3] Audio CLK_I2S_SYNTH enable setting. |
| X | | | 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [2] Audio CLK_SIF_SYNTH enable setting. 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [1] Audio CLK_CODEC_SYNTH enable setting. |
| | | | 0: Idle (power saving). |
| | | | 1: Enable. |
| | | | [0] Audio CLK_HDMI_SYNTH enable setting. |
| | | | 0: Idle (power saving). |



| | | Description | |
|-----------------------|------------|---|--|
| | | 1: Enable. | |
| REG2CAB | 7:0 | Default : 0x00 | Access : R/W |
| CLK_CFG3[15:8] | 7:0 | See description of '2CAAh'. | |
| REG2CAC | 7:0 | Default : 0x00 | Access : R/W |
| REG2CAC CLK_CFG4[7:0] | 7:0 7:0 | [15] Audio CH4 SR C clock system 0: Analog codec RLL 1: PLL reference. [14] Audio 768fs clock system 0: Analog codec PLL. 1: Digital 768fs synthesizer. [13] Audio DAC CH1~3 SRC 0: From 768fs clock system. 1: From MPLL/15. [12] Audio CLK_768FS_PLL_S 0: 214 MHz 1: 107 MHz [11] Audio CLK_DVB_FIX_SYI 0: 214 MHz. 1: 107 MHz. | stem source selection. I source selection. SYNTH selection. SYNTH selection. SYNTH selection. REF source selection. election. election. em clock). |
| 9 .0 | | 0: 214 MHz. | C_STIVITI Sciection. |
| XC | | 1: 107 MHz. | |
| | | [5] Audio CLK_ CLK_CARD_R 0: Normal. | EADER_SYNTH invert setting |
| | | 1: Invert. | |
| • | | 0: Idle (power saving). | R_SYNTH enable setting. |
| | | 1: Enable. | |
| | REG2CAC | REG2CAC 7:0 | REG2CAC CLK_CFG4[7:0] 7:0 [15] Audio CH4 SR C clock system 0: Analog dodec RLL 1: PLL reference. [14] Aurio \ 8fs clock system 0: Analog codec PLL. 1: Digital 768fs synthesizer. [15] Audio DAC CH1 \ 3 SR C 0: From 768fs clock system 2: From MPLL/15. [12] Audio CLK_768 \ 9 PLL_S 0: 214 MHz 1: 107 MHz. [11] Audio CLK_DVB_FIX_SYI 0: 214 MHz. 1: 107 MHz. [10] Audio CLK_Z7VIHZ_DVB_F 0: 27 MHz. 1: 107 NHz. [9] Audio CLK_27VIHZ_DVB_F 0: 27 MHz. 1: 13.5 MHz. [8] Audio DVB clock source so 0: Sync mode (following systems) 2: Fixed mode (DSP N.f model) [7] Reserved. [6] Audio CLK_CARD_READER 0: 214 MHz. 1: 107 MHz. [5] Audio CLK_CARD_READER 0: Normal. 1: Invert. [4] Audio CLK_CARD_READER 0: Idle (power saving). |



| index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------------|-----|--|
| | | | 0: Select codec PLL output clock 256 fs. |
| | | | 1: Select codec PLL reference clock 256 fs. |
| | | | [2:0] Reserved. |
| 56h | REG2CAD | 7:0 | Default: 0x00 Access: R/W |
| (2CADh) | CLK_CFG4[15:8] | 7:0 | See description of '2CACh'. |
| 57h | REG2CAE | 7:0 | Default: 0x00 Access: R/W |
| 2CAEh) | CLK_CFG5[7:0] | 7:0 | [15] Enable external clock.0: Disable.1: Enable.[14] Audio CLK_14318KHZ FREE enable setting.0: Idle (power saving). |
| | ~ O | | 1: Enable. [13] Audio CLK_2 L4MHZ MLINK_DECODER enable setting. 0: Idle (power saving). 1: Enable. [12] Audio CLK_ALL_768FS_SYNTH enable setting. 0: Idle (power saving). 1: Enable. |
| | | | [17] Audio CLK_214MHZ_DVB_FIX_SYNTH enable setting. 0: Idle (power saving). 1: Enable. [10] K118 CLK_ALL_DVB_SYNC_SYNTH enable setting (21 MHz / 256 is feedback / 270 MHz). 0: Idle (power saving). 1: Enable. [9] Audio CLK_256FS_DVB_TIMING_GEN enable setting (Audio CLK_DSP_DECODER1_TIMING_GEN enable setting) |
| | | | Audio CLK_DSP_DECODER1_TIMING_GEN enable setting Itele (power saving). I: Enable. [8] Audio CLK_256FS_SIF_TIMING_GEN enable setting (Audio CLK_DSP_DECODER2_TIMING_GEN enable setting) I: Itele (power saving). I: Enable. [7] Audio INV_CLK_185MHZ_CORDIC invert setting. I: Invert. [6] Audio CLK_768FS_PLL_SYNTH invert setting. I: Invert. I: Invert. |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|-------------------------|------------|--|--|
| | | | [5] Audio CLK_128FS_SPDI | F_NON_PCM_TRUE invert setting |
| | | | 0: Normal. | |
| | | | 1: Invert. | |
| | | | [4] Audio CLK_256FS_DVB_ | SYNC_SYNTH_TRUE invert |
| | | | setting. | |
| | | | 0: Normal. | |
| | | | 1: Invert. | R ETV CVMTH invert cotting |
| | | | 0: Normal. | B_FIX_SYNTH invert setting. |
| | | | 1: Invert | |
| | | | | B_SYNC SYNTH invert setting. |
| | | | 0: Normal. | |
| | | * | 1: Invert. | |
| | | | [1] Audio CLK_256FS_DVB_ | _TIMING_GEN invert setting |
| | | | (INV_DSP_DECODER1_TIM | ING_GEN) |
| | | | | |
| | • | | 0: Normal. | |
| | | | 1: Invert. | O ' |
| | | | 1: Invert. [0] Audio CLX_256FS_SIF_1 | _ |
| | CS | | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TIM | _ |
| | | | 1: Invert, [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. | _ |
| 57h | REG2CAF | 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TIM | _ |
| 57h (2CAFh) | REG2CAF CLK_CFG5[15:8] | 7:0 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. | ING_GEN). |
| 2CAFh) | | | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. Default: 0x00 | ING_GEN). |
| (2CAFh) 58h | CLK_cFG5[15:8] | 7.0 | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TLM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. | Access : R/W |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_T (INV_DSP_DECODER2_TLM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_CO | Access: R/W Access: R/W ORDIC source selection. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUNTY CLK_ | Access: R/W Access: R/W ORDIC source selection. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_1 (INV_DSP_DECODER2_TIM); Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUNTY OF CLK (recommended) 1: DSP CLK*2/2.5. | Access: R/W Access: R/W ORDIC source selection. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUNTY CLK (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. | Access: R/W Access: R/W ORDIC source selection. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_1 (INV_DSP_DECODER2_TIM D. Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTION CLK (recommended) 1. DSP CLK (recommended) 1. DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTA | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTONE CLK (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTATOUS: Codec PLL (SEL_SRC_SE | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or |
| | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM D. Normal. 1: Invert. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COO: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTAOO: Codec PLL (SEL_SRC_SOCCODER) | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM 0: Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUNTY CLK (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTM 00: Codec PLL (SEL_SRC_SOUNTY CODE) Codec PLL ref (SEL_SRC_SOUNTY CODE) | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or OURCE_SYNTH_CH4 = 1). |
| 2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIME Deformal. 1: Invert. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTIME COUSTIME COUSTIM | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or OURCE_SYNTH_CH4 = 1). |
| 2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_1 (INV_DSP_DECODER2_TIM); Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTIVE (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTM 00: Codec PLL (SEL_SRC_SOUSE) Codec PLL ref (SEL_SRC_SOUSE) 01: MPLL /15. 10: SYNTH_DVB_FIX_256_I 11: SYNTH_CARD_READER | Access: R/W Access: R/W ORDIC source selection. OURCE_SYNTH_CH4 = 0) or OURCE_SYNTH_CH4 = 1). FS256_FS. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLK_256FS_SIF_T (INV_DSP_DECODER2_TIM or Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTO CLK (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTAU OO: Codec PLL (SEL_SRC_SOUSTO CODE | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or OURCE_SYNTH_CH4 = 1). FS. _256_FS. |
| (2CAFh) 58h | CLK_CFG5[15:8] REG2CB0 | 7:0 7:0 | 1: Invert. [0] Audio CLX_256FS_SIF_1 (INV_DSP_DECODER2_TIM); Normal. 1: Invert. Default: 0x00 See description of '2CAEh'. Default: 0x00 [15:14] Reserved. [13] Audio CLK_185MHZ_COUSTIVE (recommended) 1: DSP CLK (recommended) 1: DSP CLK*2/2.5. [12] Reserved. [11:10] Audio SRC_FIX_XTM 00: Codec PLL (SEL_SRC_SOUSE) Codec PLL ref (SEL_SRC_SOUSE) 01: MPLL /15. 10: SYNTH_DVB_FIX_256_I 11: SYNTH_CARD_READER | Access: R/W Access: R/W ORDIC source selection. AL_CH4 source selection. OURCE_SYNTH_CH4 = 0) or OURCE_SYNTH_CH4 = 1). FS. _256_FS. |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|------------|-------------|---|
| | | | 11: SIF PLL 8X / 4. |
| | | | [7:6] Audio test clock post divider selection. |
| | | | 00: /1. |
| | | | 01: /2. |
| | | | 10: /4. |
| | | | 11: /8. |
| | | | [5:0] Audio test clock selection. |
| | | | 00h: CLK_50MHZ_STF_ADC_R2B_Z. |
| | | | 01h: CLC_50MHZ_SIF_ADC_R2B_FIFO_QUT_Z. |
| | | | 02h: CLK_100MHZ_SIF_ADC_CIC_Z. |
| | | | 00h: CLK_I50MHZ_DSP_230_Z. |
| | | | 04h. CLK_ICE_DSP_23(_Z. |
| | | | 05h: CLK_25MHZ_I_CLAMP_7. |
| | | | 06h: CLK_150MHZ_ZR_MAC_GATE_Z. |
| | | | 07h: CLK_BCLK_I2S_DECODER_Z |
| | | | 08h: CLK_BCLK_I2S_ENCODER_Z. 09h: CLK_I50MHZ_ZR_MAC_FREE_Z. |
| | | | 0Ah: CLK_128FS_SPDIF_ENCODER_Z. |
| | | <i>) </i> | 0Bh; CLK_128FS_SPDIF_DECODER_Z. |
| | | | OCh: CLK_214MHZ_SPDIF_SYNTH_Z. |
| | | | ODh: CLK_214MHZ_I2S_SYNTH_Z. |
| | | | 0Eh: CLK_214MHZ_SIF_3YNTH_Z. |
| | | ,-X | 0Fh: CLR_214MHZ_CODEC_SYNTH_Z. |
| | | | 10h: CLK_236FS_CHANNEL_1_IN_Z. |
| | | | 11h: CLK_256FS_CHANNEL_2_IN_Z. |
| | | | 12h: CLK_256FS_CHANNEL_3_IN_Z. |
| | | | 13h: CLK_256FS_CHANNEL_4_IN_Z. |
| | | | 14h. CLK_214MHZ_CHANNEL_1_SRC_Z. |
| | | | 15h: CLK_214MHZ_CHANNEL_2_SRC_Z. |
| | | | 16h: CLK_214MHZ_CHANNEL_3_SRC_Z. |
| | | | 17h: CLK_214MHZ_CHANNEL_4_SRC_Z. |
| | | | 18h: CLK_256FS_CHANNEL_1_OUT_Z. |
| | | | 19h: CLK_256FS_CHANNEL_2_OUT_Z. |
| | | | 1Ah: CLK_256FS_CHANNEL_3_OUT_Z. |
| | | | 1Bh: CLK_256FS_CHANNEL_4_OUT_Z. |
| | | | 1Ch: CLK_256FS_ADC_IN_Z. |
| | * | | 1Dh: CLK_256FS_REF_CODEC_PLL_Z. |
| | | | 1Eh: CLK_128FS_HDMI_Z. |
| | | | 1Fh: CLK_100MHZ_BIU_WR9_GATE_Z. |
| | | | 20h: CLK_100MHZ_FREE_Z. |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|------------------|-------------------------|----------------|---|--|
| | | | 21h: CLK_214MHZ_CHANNEL 22h: CLK_214MHZ_CHANNEL 23h: CLK_214MHZ_HDMI_SY 24h: CLK_64FS_HDMI_DSD_2 25h: CLK_128FS_HDMI_RUE 26h: CLK_128FS_SPDIF_DEC 27h: CLK_256FS_PCM_DELAY 28h: CLK_FM_DEMODULATOR 29h: CLK_BCLK_12S_OUT2_E 26h: CLK_214MHZ_DVB_SY 26h: CLK_214MHZ_DVB_SY 26h: CLK_214MHZ_DVB_SY 26h: CLK_256FS_DVB_TIMIN 30h: CLK_256FS_DVB_TIMIN 30h: CLK_256FS_DVB_TIMIN 31h: CLK_256FS_DVB_TIMIN 31h: CLK_256FS_SPDIF_NON 33h: CLK_270MHZ_DVB_RLS 34h: CLK_128FS_SPDIF_NON 33h: CLK_270MHZ_DVB_RLS 34h: CLK_128FS_SYNTH_FEE 37h: CLK_14318KHZ_FREF_Z 25h: CLK_14318KHZ_FREF_Z 36h: CLK_128FS_ST_LL_REF_1238h: CLK_128FS_ST_LL_REF_1238h: CLK_128FS_ST_LL_REF_1238h: CLK_128FS_CTS_N_SYN 39h: CLK_214MHZ_CARD_RE 34h: N.A. 36h: N.A. | SPDIF_SRC_Z. NTH_Z. Z. E_Z. ODER_TRUE_X. Z. R_Z. NCODER_Z. ENCODER_Z. ENCODER_Z. LSYNTH_Z. LC_SYNTH_Z. LC_SYNTH_TRUE_X. G_GEN_Z. D_OUT_DAC_X1_Z. L_SYNTH_Z. L_SYNTH_Z. L_SYNTH_Z. L_SYNTH_Z. L_SYNTH_TRUE_X. L_SYNTH_DAC_X1_Z. L_SYNTH_Z. L_SYNTH_ |
| FOL | DECOCR4 | 7:0 | 3Fh: N.A. | Access t D /M |
| 58h (2CB1h) | REG2CB1 CLK_CFG6[15:8] | 7:0 7:0 | Default: 0x00 See description of '2CB0h'. | Access : R/W |
| 59h | REG2CB2 | 7:0 7:0 | Default : 0x00 | Access : R/W |
| (2CB2h) | SYNTH_EXPANDER[7:0 | | [7] Lock current frequency of0: Normal.1: Lock current frequency. | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------------------|--------------------|--|
| | | | 1: Expander (2T width). |
| | | | [5] DVB_FIX 256 fs synthesizer clock pulse expander. |
| | | | 0: Normal (1T width). |
| | | | 1: Expander (2T width). |
| | | | [4] DVB_SYNC 256 fs synthesizer clock pulse expander. |
| | | | 0: Normal (1T width) |
| | | | 1: Expander (2T width) |
| | | | [3] Bandwidth of I25 synthesizer. |
| | | | 0: Low band vidth. |
| | | 1: High bandwidth. | |
| | | | [2] S/PDIF 256 fs synthesizer clock pulse expander. 0: Normal (1T width). |
| | | | 1: Expander (2T width). |
| | | | [1] CODEC 256 fs synthesizer clock pulse expander. |
| | | | 0: Normal (1T width). |
| | | | 1: Expander (2T width). |
| | | | [0] Bandwidth of SIF 32k synthesizer. |
| | | * | 9: Low bandwidth. |
| | | | 1: High bandwidth. |
| δAh | REG2CB4 | 7:0 | Default: 0x00 Access: R/W |
| 2CB4h) | SYNTH_768_CONFIG_0L | 7:0 | synthesizer 768 fs PDF frequency setting. |
| | 0] | - X | X=M=N |
| 5Ah | REG2CB5 | 7:0 | Default: 0x00 Access: R/W |
| 2CB5h) | SYNTH_768_CONFIG_U[| 7:0 | See description of '2CB4h'. |
| | 5:8] | • | |
| Bh | REG2CB6 | 7:0 | Default: 0x00 Access: R/W |
| 2 C B6h) | SYNTH_768_CONFIG_1[7 | 7: 7:0 | [7.3] Reserved. |
| | 0] | | [2] Lock current frequency of SYNTH_768 synthesizer. |
| | | | 0: Normal. |
| X | | | 1: Lock current frequency. |
| | | | [1] Audio SYNTH_768 synthesizer Cs gain selection. |
| | | | 0: Normal. |
| | | | 1: Enhanced (smaller Cs). |
| | | | [0] Audio SYNTH_768 synthesizer Cp gain selection. |
| | | | 1 |
| | | | 0: Normal. |
| 5 C h | REG2CB8 | 7:0 | 1 |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|------------------------------|-----|---|
| | Q[7:0] | | 0: Signal detected. 1: No signal input. [14:0] Audio SYNTH_768 frequency value. |
| 5Ch | REG2CB9 | 7:0 | Default: 0x00 Access: RO |
| (2CB9h) | STATUS_SYNTH_768_FRE Q[15:8] | 7:0 | See description of '2CB8h'. |
| 5Fh | REG2CBE | 7:0 | Default: 0x00 Access: R/W |
| (2CBEh) | TMXCTRL[7:0] | 7:0 | Internal debug port selection (only for VLSI designer). Refer to TEST MUX detailed description. |
| 60h | REG2CC0 | 7:0 | Default: 0x0C Access: R/W |
| (2CC0h) | ASIF_CONFIG0[7:0] | 7:0 | [15:14] Audio SIF ADC bias generator reference current selection. 00: 20uA. 01: 15uA. 10: 30uA. 11: 25uA. [13] Audio SIF ADC band-gap chopping control (ADC clock /8). 0: Disable. 1: Enable. [12] Audio SIF ADC GMC filter control. 0: Enable. 1: Power-down. [11] Audio SIF ADC GMC filter bias control. 0: Enable. |
| | | | Power-down. [10] AAF_X2. [9] Audio SIF ADC mode control. 0: Test mode. 1: Audio SIF mode (mid clamp). [8:4] Reserved. [3] Audio SIF ADC control. 0: Normal. 1: Power-down. [2] Audio SIF I-clamp control. 0: Normal. 1: Power-down. [1] Audio SIF ADC 8-bit voltage dither mode (test mode). 0: Disable. |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|--------------------|-----|---|
| | | | 1: Enable. Note: LSB 3-bit dither summation (1 1/2 1/4). [0] Gain calibration reference voltage source select. 0: 0.1V. 1: 0.6V (only for VLSI designer). |
| 60h | REG2CC1 | 7:0 | Default : 0x1A Access : R/W |
| (2CC1h) | ASIF_CONFIG0[15:8] | 7:0 | See description of '2CC0h'. |
| 61h | REG2CC2 | 7:0 | Default 7.0 x43 Access : R/W |
| | ASIF_CONFIG1[7:0] | 7:0 | [15:12] AAF_TSTVCMO[3:0]. [11:8] Audio SIF ADC GMC filter gain control. 000: 1. 001: 2. 010: 4. 011: 8. 100: 16. 101: 4. 110: 6. 111: 12. |
| | | | Others: Reserved. 17:4] Audio SIF ADC voltage clamp Vref selection. 0000: 1.15 V. 0001: 1.20 V. 0010: 0.85 V. 0011: 0.90 V. 0100: 0.95 V. 0101: 1.00 V. 0110: 1.05 V. 0111: 1.10 V. 1000: 0.30 V. 1001: 0.40 V. 1011: 0.60 V. 1101: 0.80 V. |
| | | | 1111: N.A. [3:2] Audio SIF ADC I-Clamp bias current control (I: 2.5uA) 00: 1* I. 01: 2* I. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|--------------------|--------------|--|
| | | | 10: 3* I. |
| | | | 11: 4* I. |
| | | | [1] Audio SIF ADC Vref generator DAC bias current control |
| | | | 0: Normal. |
| | | | 1: Power-down. |
| | | | [0] Audio SIF ADC Vref generator DAC resister stream contr |
| | | | 0: Normal. 1: Power-down. |
| 1h | REG2CC3 | 7:0 | Default: 0x00 Access: R/W |
| 2CC3h) | ASIF_CONFIG1[15:8] | 7:0 | See description of '2CC2h'. |
| 2h | REG2CC4 | 7:0 | Default : 0x00 Access : R/W |
| 2CC4h) | ASIF_CONFIG2[7:0] | 7:0 | [15] Audio SIF ADC GMC filter gain control driver. |
| | | \mathbf{X} | 0. DSP core control GMC filter gain (coarse gain). |
| | | | 1: MCU overwrite GMC filter gain. |
| | | | [14-13] Reserved. |
| | | | [12] Audio SIF ADC fine gain control driver. 9: Select DSP control ADC fine gain value. |
| | | | 1: Select MUC to overwrite ADC fine gain value. |
| | | | 111 Audio SIF ADC gain shift control. |
| | | | 0: 12/13 to 28/13 |
| | | | 1: 6/13 to 22/13 |
| | | · / | [10] Select ADC clock source. |
| | | | [9:8] Reserved. |
| | | | [7] Audio SIF ADC GMC filter auto tuning control. |
| 12 | | | 0. GMC filter auto tuning from AAF_CTL[7:0]. |
| | | | GNC filter auto tuning from Audio SIF DSP230. |
| | | | [6] Reserved. [5:4] SIF ADC resolution selection. |
| | | | 00: 10 bits. |
| | | | 01: 8 bits. |
| | \mathbf{v} | | 10: 6 bits. |
| | X | | 11: 6 bits. |
| | | | [3] Audio SIF ADC GMC Vref buffer control. |
| | | | 0: Normal. |
| | | | 1: Disable GMC Vref buffer. |
| | • | | [2:0] Audio SIF ADC GMC filter common mode Vref setting |
| | | | 000: 1.15625 V. |
| | | | 001: 1.18750 V. |
| | | | 010: 1.21875 V. |



| AUDIO0 | Register (Bank = 2C |) | | |
|--|---------------------|----------|---|-----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 011: 1.25000 V. | |
| | | | 100: 1.25000 V. | |
| | | | 101: 1.09375 V. | <u> </u> |
| | | | 110: 1.06250 V. | |
| 62h | REG2CC5 | 7:0 | 111: 1.03125 V. Default : 0x20 | Access : R/W |
| (2CC5h) | ASIF_CONFIG2[15:8] | 7:0 | See description of 2CC4h'. | Access: N/ V |
| 63h | REG2CC6 | 7:0 | Default: 0x00 | Access: R/W |
| (2CC6h) | | | | |
| (20011) | ASIF_CONFIG3[7:0] | 7:0 | [15:8] Audio SIF ADC gain (00: 12/13 (min). | control value. |
| | | | 01: 12/13 + (16/13 * 1/256 | • |
| | | . | 02 12/13 + (16/13 * 2/256 | |
| | | | 8. | |
| | | | FF: 12/13 + (16/13 * 255/2 | |
| | | | [7:0] GMC filter fine tune va | alue to define PGA cut-off |
| | | | frequency. | |
| | | | Bit 7:. Bit 6: 19,20260 x 2 f-F (add | ition) |
| | | | Bit 5: 20.25815 x 2 f-F (add | |
| | | | Bit 4: 42.59300 x 1 f-F (add | |
| | | | Bit 3: 22.6600 x 1 f-F (addi | • |
| | | | Bit 2: 12 41510 x 1 f-F (add | dition). |
| | | | Bit 1: 7.24688 x 1 f-F (addit | • |
| \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | | Bit 0: 4.28975 x 1 f-F (addi | tion). |
| 63h | REG2CC | 7:0 | Default : 0x00 | Access: R/W |
| (2CC7h) | ASIF_CONFIG3[15:8] | 7:0 | See description of '2CC6h'. | |
| 64h | REG2CC8 | 7:0 | Default : 0x10 | Access : R/W |
| (2CC8h) | ASIF_CONFIG4[7:0] | 7:0 | [15] Audio SIF ADC GMC fil | ter DC test mode control. |
| | | * | 0: Normal. | |
| | | | 1: Enable DC Test Mode. | tor high tost mode control |
| | | | [14] Audio SIF ADC GMC fil 0: Normal. | tei bias test mode control. |
| | | | 1: Enable self bias setting for | or test mode. |
| | | | | ter 3rd order test mode control. |
| | | | 0: Normal Mode (3rd). | |
| | | | 1: Enable Half-bypass Mode | e (3rdè1st). |
| | | | = = | ter output stage source following |
| | | | test mode control. | |



| Index | Register (Bank = 2 | Bit | Description |
|------------|--------------------|----------|---|
| (Absolute) | | | |
| | | | 0: Normal. |
| | | | 1: Disable Output Source Follower (test mode). |
| | | | [11] Audio SIF ADC GMC filter comparator test mode control. |
| | | | 0: Normal. |
| | | | 1: Disable comparator (test mode). |
| | | | [10] Audio SIE ADC GMC filter Gm-cell internal control. |
| | | | 0: Normal. |
| | | | 1: Disable (test mode). |
| | | | [9:8] Audio SIF ADC GMC filter Gm I-bias control. |
| | | | 01: 62.5 uA. |
| | | | 10. 37.5 uA. |
| | | | 11.50 uA. |
| | | | [7:0] Audio SIF ADC offset control value. |
| | | | 00: 5/13 * 0.5 V (min). |
| | | | 01: (5/13 + (16/13 * 1/256)) * 0.5 V. |
| | | \ | 02: (5/13 + (16/13 * 2/256)) * 0.5 V. |
| | | | |
| | | | FF: (5/13 + (16/13 * 255/256)) * 0.5 V (max). |
| 64h | REG2CC9 | 7:0 | Default: 0x00 Access: R/W |
| (2CC9h) | ASIF_CONFIG4[15:8] | 7:0 | See description of 2008h'. |
| 65h | REG2CCA | 7:0 | Defaulty: 0x55 Access : R/W |
| (2CCAh) | ASIF_ICTRL[7:0] | 7:0 | [15:14] Reserved. |
| _ | _101142 | 7.0 | [13:10] SIF ADC bias control. |
| | | | [98] Audio SIF ADC VRP/G/M OP amp bias current control. |
| | | | 00: 20 uA (normal). |
| | | | 01) 40 uA. |
| | | | 10: 60 uA. |
| | | | 11: 80 uA. |
| | | | [7:6] Audio SIF ADC PGA front-end buffer bias current |
| | | | control. |
| | YX | | 00: 20 uA (normal). |
| | | | 01: 40 uA. |
| | | | 10: 60 uA. |
| | | | 11: 80 uA. |
| | • | | [5:4] Audio SIF ADC PGA bias current control. |
| | | | 00: 20 uA (normal). |
| | | | 01: 40 uA. |
| | | | 10: 60 uA. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|------------------|-----|--|
| | | | 11: 80 uA. |
| | | | [3:2] Audio SIF ADC Stage-1 OP amp & comparator bias |
| | | | current control. |
| | | | 00: 20 uA (normal). |
| | | | 01: 40 uA. |
| | | | 10: 60 uA. |
| | | | 11: 80 uA. |
| | | | [1:0] Audio ST ADC Stage-2 OP amp & comparator bias |
| | | | current control. |
| | | | 00: 20 uA (normal). |
| | | | 01: 40 uA. |
| | | | 10: 60 uA. 11: 80 uA. |
| | | | |
| 55h | REG2CCB | 7:0 | Default: 0x15 Access: X/W |
| 2CCBh) | - | 7.6 | Reserved. |
| | ASIF_ICTRL[13:8] | 5:0 | See description of '2CCAh'. |
| 56h | REG2CCC | 7:0 | Default: 0x00 Access: R/W |
| 2CCCh) | ASIF_AMUX[7:0] | 7.0 | [15:13] Reserved. |
| | | | [12] Select SIF Clock x2. |
| | | | 0: MPLL /2. |
| | | | 1: MPLL /4. |
| | \ | | [11] To VIF_ENABLE_AU. |
| | | | [10] To VIF_CKSFL. |
| | \ //>>. | | [9] For VIF/SIF clock & data switch. |
| 12 | | | 0: SIF mode. |
| | | | 1 VIF mode. |
| | | | [8] SIF I/Q selection by down-converter enable option. |
| | | | 0: I/Q select by down-converter enable only once. |
| | | | 1: I/Q select by DATA_LATEN in SIF FIFO out dynamically. |
| X | | | [7] SIF ADC FIFO enable control source selection. |
| | | | 0: FIFO enable controlled by MCU. |
| | | | 1: FIFO enable controlled by DSP. |
| | | | [6] ASIF_FIFO_MODE. |
| | | | 0: Select 2-stage FIFO. 1: Select 4-stage FIFO. |
| | | | [5] ASIF_FIFO_ENABLE. |
| | | | 0: Disable FIFO operation. |
| | | | 1: Set to start FIFO operation for synchronization. |
| | | | [4] Audio SIF input selection. |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|-----------------|-----|--|
| | | | 0: SIF[0] is the input of ADC. |
| | | | 1: SIF[1] is the input of ADC. |
| | | | [3:2] Audio SIF ADC V-clamp selection of IN-M. |
| | | | 00: V-clamp to VP0 (while CR64[6]=1). |
| | | | 01: V-clamp to middle pull resister. |
| | | | 10: V-clamp to weak pull resister. |
| | | | 11: V-clamp to VR1 (while CR64[6]=1). |
| | | | [1:0] Audio SIF ADC V-clamp selection of IN-P. |
| | | | In each case, I-clamp can be enabled. |
| | | | However, I-clamp can only function normally when there is no |
| | | | V clamp |
| | | | 00. No V-clamp. |
| | | | 01. V-clamp to middle pull resister. |
| | | X | 10: V-clamp to weak pull resister. |
| | | | 11: No V-clamp. |
| 66h | REG2CCD | 7:0 | Default 0.0C Access: R/W |
| (2CCDh) | ASIF_AMUX[15:8] | 7:0 | See description of '2CCCh'. |
| 67h | REG2CCE | 7:0 | Default : 0x00 Access : R/W |
| (2CCEh) | ASIF_TST[7:0] | 7:0 | [15:14] Reserved. |
| | | | [13] I-clamp path to SIF input. |
| | | | 0: Normal (I-clamp to input, write CR54[2] for choice). |
| | | | 1: Disable I-clamp |
| | | | [12] Audio SIF GMC filter bypass enable. |
| | | | 0: Normal (use GMC). |
| | | | 1. Bypass (no GMC, direct to ADC). |
| | | | [11] Disable input selection. |
| | | | 0: Normal (choose one input to GMC or ADC, write CR54[2] |
| | | | for choice). |
| | | | 1: No input goes to GMC or ADC. |
| | | | [10] ASIF_TST[10:9]. |
| | | | 00: Normal. |
| | XC | | 01: Select PGA output to ATEST_1 & ATEST_2. |
| | | | 10: Increase ADC clock no-overlap interval. |
| | | | 11: Increase ADC clock no-overlap interval. |
| | | | [8:7] ASIF_TST[8:7]. |
| | • | | 00: Normal. |
| | | | 01: Select VRP (ADC Vref top) output to ATEST_1. |
| | | | 10: Select VRG (ADC Vref common) output to ATEST_1. |
| | | | 11: Select VRM (ADC Vref bottom) output to ATEST_1. |



| Index (Absolute | Mnemonic) | Bit | Description | |
|----------------------------------|--|-------------------|--|--|
| | | | [6:5] Audio SIF ADC internal I-ref s | ource selection. |
| | | | 00: From bandgap (normal). | |
| | | | 01: Select bandgap I output to ATE | ST_1. |
| | | | 10: From ATEST_1 pad. | |
| | | | 11: Select bandgap Loutput to ATE | ST_1 & from ATEST_1 |
| | | | pad. | X O |
| | | | [4:3] Audio SIF ADC internal V-ref | source selection. |
| | | | 00: From bandgap (normal). | |
| | | | 01: Select bandgap V output to ATE | EST_2 |
| | | | 10: From ATEST_2 pad. | ♠ ∓ 2.0.€ |
| | | | 11: Select bandgap V output to ATE | 251_2 & from A1ES1_2 |
| | | | pad. [2:0] Audio SIF ADC I-bias adjustm | ant |
| | | | 1000: 62.5 uA. | ient. |
| | | | 001: 75.0 uA. | |
| | | | | |
| | | | 1010 87 14 | |
| | | | 010\ 87.5 u/. 011: 100 u/ | • |
| | | | 011: 100 uA. |) • |
| | 60 | | |) |
| | 60 | 1 | 011: 100 uA 100: 12,5 uA. |) ` |
| | CO) | 1 | 011: 100 uA 100: 12/5 uA. 101: 25/0 uA. |) ' |
| | REG2CCF | 7:0 | 011: 100 uA 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA | ess : R/W |
| | REG2CCF ASIF_TST[15:8] | 7:0 7:0 | 011: 100 uA 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA | ess : R/W |
| 2CCFh) 8h | | - ^ | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 See description of 2CCEh'. | ess: R/W |
| 2CCFh) 8h | ASIF_TST[15:8] | 7.0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 See description of 2CCEh'. | ess : R/W |
| 2CCFh) i8h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 See description of 2CCEh'. Default: 0x00 Acc | ess : R/W |
| 2CCFh) 8h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 27.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common | ess : R/W mode bias control. |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 Acc. See description of 2CCEh'. Default: 0x00 Acc. [15:13] ADC_VCTRL ADC common [12] Reserved. [11:0] Audio SIF ADC Vref range co. 1.5V). | ess : R/W mode bias control. |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 27.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. [11:0] Audio SIF ADC Vref range cc 1.5V). [11:8] ASIF_ADCREF. | ess : R/W mode bias control. |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 See description of 2CCEh'. Default: 0x00 [15:13] ADC_VCTRL ADC common [12] Reserved. (11:0] Audio SIF ADC Vref range constant in the co | ess : R/W mode bias control. |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 27.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. [11:0] Audio SIF ADC Vref range cc 1.5V). [11:8] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. | ess : R/W mode bias control. |
| 57h (2CCFh) 58h (2CD0h) | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. [11:0] Audio SIF ADC Vref range collision. [15:18] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. 002h: 0.25 + 2/4096. | ess : R/W mode bias control. |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 27.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. [11:0] Audio SIF ADC Vref range cc 1.5V). [11:8] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. | ess : R/W mode bias control. |
| 2CCFh) i8h 2CD0h) | ASIF_TST[15:8] REG2CD0 | 7.0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. (11:0] Audio SIF ADC Vref range cc 1.5V). [11:8] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. 002h: 0.25 + 2/4096 FFFh: 0.25 + 4095/4096. | ess : R/W mode bias control. |
| 2CCFh) i8h 2CD0h) | ASIF_TST[15:8] REG2CD0 ASIF_ADCREF[/ 0] | 7:0 7:0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 37.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. (11:0] Audio SIF ADC Vref range cc 1.5V). [11:8] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. 002h: 0.25 + 2/4096 FFFh: 0.25 + 4095/4096. | mode bias control. ontrol (center voltage = |
| 2CCFh) 58h | ASIF_TST[15:8] REG2CD0 ASIF_ADCREF[7/0] REG2CD1 | 7:0 7:0 7:0 | 011: 100 uA. 100: 12:5 uA. 101: 25:0 uA. 110: 27.5 uA. 111: 50.0 uA. Default: 0x30 Acc See description of 2CCEh'. Default: 0x00 Acc [15:13] ADC_VCTRL ADC common [12] Reserved. (11:0] Audio SIF ADC Vref range constant and accumulation of 2CCEh'. [11:8] ASIF_ADCREF. 000h: 0.25V. 001h: 0.25 + 1/4096. 002h: 0.25 + 2/4096. FFFh: 0.25 + 4095/4096. Default: 0x6C Accumulation of 2CD0h'. | mode bias control. ontrol (center voltage = |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|--------------------|---------------------------------------|--|
| | | | [3] SIF CH1 and CH2 use the same enable signal. |
| | | | 0: Use respective enable signals. |
| | | | 1: Both use CH1 enable signal. |
| | | | [2:0] Reserved. |
| 5Ch | REG2CD9 | 7:0 | Default: 0x00 Access: R/W |
| (2CD9h) | SIFPLL_EXT[15:8] | 7:0 | See description of 2C08): |
| 5Eh | REG2CDC | 7:0 | Default: 0x00 Access: R/W |
| 2CDCh) | ASIF_TST_EXT[7:0] | 7:0 | [15:4] Reserved. |
| 5Eh | REG2CDD | 7:0 | Default: 0x00 Access: R/W |
| 2CDDh) | ASIF_TST_EXT[15:8] | 7:0 | See description of '2CDCh'. |
| 6Fh | REG2CDE | 7: | Default: 0x00 Access: R/W |
| 2CDEh) | VIF_CONFIG0[7:0] | 7.0 | [15:4] Reserved. |
| 5Fh | REG2CDF | 7:0 | Default : 0x4C Access : R/W |
| 2CDFh) | VIF_CONFIG0[15:8] | 7:0 | See description of '2CDEh'. |
| 7 0h | REG2CE0 | 7:0 | Default 0x10 Access R/W |
| (2CE0h) | CODEC_CFG0[7:0] | 7.0 | [15:14] Line-Out (AA) Opamp Bias Current. |
| | | | 00: 20цА. |
| | | | 01: 15uA. |
| | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 10: 30uA. |
| | | | 11: 25uA. |
| | | | [13:12] ADC Input Mixer (anti aliasing filter) OPamp Bias |
| | | | Current. |
| 12 | | | 00: 20uA. |
| | | | 01: 15uA. |
| | | | 10) 30uA. |
| | | | 14: 25uA. |
| | | | [11:10] ADC Integrator OPamp Bias Current. |
| | | | 00: 20uA. |
| | | | 01: 15uA. |
| | | | 10: 30uA. |
| | | | 11: 25uA. |
| | | | [9:8] Audio DAC OPamp Bias Current. |
| | | | 00: 20uA. |
| | • | | 01: 15uA. |
| | | | 10: 30uA. |
| | | | 11: 25uA.[7:6] Audio Reference Voltage Generator OPamp Bias Control |
| | | | |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|------------------|-------|--|
| | | | 01: 15uA. |
| | | | 10: 30uA. |
| | | | 11: 25uA. |
| | | | [5:4] Reserved Current Control (for future use). |
| | | | 00: 20uA. |
| | | | 01: 15uA. |
| | | | 10: 30uA. |
| | | | 11: 25uA. |
| | | | [3:2] Audio ADC Output Duty Cycle Test. |
| | | | 00: Select AVSS. |
| | | | 01: Select AVSS. 10: Select Left Channel ADC Output. |
| | | | 11. Select Right Channel ADC Output. |
| | | | [1] Reserved. |
| | | _ 1 \ | [0] Reset FF #16 in DAC. |
| | | | 0: Normal function. |
| | | | 1: Reset |
| 70h | REG2CE1 | 7:0 | Default: 0x00 Access: R/W |
| (2CE1h) | CODEC_CFG0[15:8] | 7:0 | See description of '2CE(In'. |
| 71h | REG2CE2 | 7:0 | Default : 0x00 Access : R/W |
| 2CE2h) | CODEC_CFG1[7:0] | 7:0 | [15] Audio ADC Left Channel Dithering. |
| | | | 0: Disable |
| | | | 1: Enable. |
| | | | [14] Audio ADC Integrator of Left Channel Reset. |
| | | | 0: Normal. |
| | | | 1. Reset active. |
| | | | 13 Audio ADC Left Dithering Amount Reduce. |
| | | | O. Normal. |
| | | 1 | 1: Reduced (50%). |
| X | | | [12] Audio ADC Right Channel Dithering. |
| | V | | 0: Disable. 1: Enable. |
| | | | [11] Audio ADC Integrator of Right Channel Reset. |
| | | | 0: Normal. |
| | | | 1: Reset active. |
| | | | [10] Audio ADC Right Dithering Amount Reduce. |
| | | | 0: Normal. |
| | | | 1: Reduced (50%). |
| | | | [9:6] Reserved. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|------------------|--------------|---|
| | | | [5] Power Down Reference Current Generator. |
| | | | 0: Power on. |
| | | | 1: Power down (OR gated with DSP). |
| | | | [4] Power Down Reference Voltage Generator. |
| | | | 0: Power on. |
| | | | 1: Power down (OR gated with DSP). |
| | | | [3] Power Down All Bias Current Sources. |
| | | | 0: Power on. |
| | | | 1: Power down (OR gated with DSP). |
| | | | [2] Enable self-bias current. |
| | | | 0 Disable. |
| | | | 1: Enable. [1] Reserved. |
| | | | [1] Reserved. [0] AUSDM Vref Soft-Discharge Enable. |
| | | | 0: Disable soft-discharge. |
| | | | 1: Enable soft-discharge. |
| 71h | REG2CE3 | 7:0 | Default: 0x00 Access: R/W |
| (2CE3h) | CODEC CFG1[13.8] | 7:0 | See description of '2CE2h' |
| 72h | REG2CE4 | 7:0 | Default: 0x00 Access: R/W |
| (2CE4h) | CODEC_CFG2[7:0] | 7.0 | [15] Power Down Right Channel ADC. |
| | | | 0: Normal. |
| | | | 1: Power down. |
| | | | [14] Power Down Left Channel ADC. |
| | | | 0: Normal. |
| | | | 1. Power down. |
| | | | [13] Power Down Audio ADC Input Clock. |
| | | | 0: Normal. |
| | | | Power down. |
| | | | [12] Select Audio ADC Input Clock Source. |
| X | | | 0: From clock generator. |
| | |) ' | 1: From external pad (video VSYNC_0). |
| | | | [11:9] SDMADC Clock Delay (unit: inverter buffer 70ps). 000: Delay 0 time unit. |
| | | | 001: Delay 4 time units. |
| | | | 010: Delay 8 time units. |
| | | | 011: Delay 12 time units. |
| | | | 100: Delay 16 time units. |
| | | | 101: Delay 20 time units. |
| | | | 110: Delay 24 time units. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|------------------|------|--|
| | | | 111: Delay 28 time units. |
| | | | [8] Reserved. |
| | | | [7:6] Audio SDMADC Left Channel Internal Feedback |
| | | | Coefficient. |
| | | | 00: 0.300 pF. |
| | | | 01: 0.225 pF |
| | | | 10: 0.270 pF. |
| | | | 11: 0.345 pF. |
| | | | [5:4] Audio SDMADC Right Channel Internal Feedback |
| | | | Coefficient. |
| | | | 00: 0/300 pF. 01: 0/225 pF. |
| | | | 10. 0.270 pF. |
| | | | 11: 0.345 pF. |
| | | _1\\ | [3:0] Reserved. |
| 72h | REG2CE5 | 7:0 | Default 0x00 Access: R/W |
| (2CE5h) | CODEC_CFG2[15:8] | 7:0 | See description of '2CE4h'. |
| 73h | REG2CE6 | 7:0 | Default : 0x00 Access : R/W |
| (2CE6h) | CODEC_CFG3[7:0] | 7:0 | [15] DF_POP Line-Out[0] Amplifier Control (feedback R = 0) |
| | | | 0: Normal. |
| | | | 1: Mute. |
| | | | [14:11] Audio Line Out[0] (AA_0) Input Source Selection. |
| | | | 0000: Line-in [0]. |
| | | | 0001: Line-in [1]. |
| 12 | | | 0010: Line-in [2]. |
| | | | 0011. Line-in [3]. |
| | | | 0100: AVSS. |
| | | | 0101: AVSS. |
| | | | 0110: DACL1 & DACR1 out. |
| X | | | 0111: DACLO & DACRO out. |
| | | | 1000: DACL2 & DACR2 out. 1001: AVSS. |
| | | | 1010: Line-in [4]. |
| | | | 1010: Line-in [4]. 1011: Line-in [5]. |
| | | | 1100: AVSS. |
| | | | Others: N.A. |
| | | | [10:9] Audio Line-Out[0] (AA_0) Gain Control. |
| | | | 00: 0 dB. |
| | 1 | | 01: -3 dB. |



| ndex Absolute | Mnemonic) | Bit | Description | |
|------------------|------------------|-----|---|----------------------------------|
| | | | 10: -6 dB. | |
| | | | 11: +3 dB. | |
| | | | | Anti Alias Filter) OPamp Contro |
| | | | 0: Normal Anti Alias Filter Of | |
| | | | 1: Mute Anti Alias Filter OPa | |
| | | | | Input Mixer (Anti Alias Filter) |
| | | | OPamp. | |
| | | | 0: Normal. | |
| | | | 1: Power Down. [6:3] Audio ADC Input Mixer | : Source Selection |
| | | | 0.00 Line-in[0]. | Jource Jelection. |
| | | | 0000 Line-in[0]. | |
| | | * | 0010: Line-in[2]. | |
| | | | 0011: Line-in[3]. | |
| | | | 0100: AVSS. | |
| | | | 0101: AVSS | |
| | | N Y | 0110: DAL1 & DAR1. | |
| | | | 0111: DAL0 & DAR0. | |
| | | | 1000: DAL2 & DAR2. | |
| | | | 1001: AVSS. | |
| | | | 1010: Line-in[4]. | |
| | | - X | 1011: Line-in[5] 1100: Line-Out[0] left & righ | ht (AAA) |
| | U X | | 1100: Line-Out[1] left & righ | |
| | | | Others: N.A. | it (MI). |
| M | | | | (Anti Alias Filter) Gain Control |
| | | | 000: 0 dB. | (|
| | | | 001: -3 dB. | |
| | | | 010: -6 dB. | |
| | | | 011: +3 dB. | |
| | | | 100: +6 dB. | |
| | | 1 | 101: +9 dB. | |
| | | | 110: +12 dB. | |
| '3h 2CE7h) | REG2CE7 | 7:0 | Default : 0x28 | Access : R/W |
| | CODEC CFG3[15:8] | 7:0 | See description of '2CE6h'. | Acces - D /M |
| 4h 2CE8h) | REG2CE8 | 7:0 | Default : 0x00 | Access: R/W |
| , | CODEC_CFG4[7:0] | 7:0 | R = 0. | A_1) Amplifier Control (feedback |
| | | | | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------|-----|---|
| | | | 1: Mute. [14:11] Audio Line-Out[1] (AA_1) Input Source Selection. 0000: Line-in [0]. 0001: Line-in [1]. 0010: Line-in [2]. 0011: Line-in [3]. 0100: AVS\$. 0101: AVS\$. 0101: AVS\$. 0111: DACLO & DACRO out. 1000 DACL2 & DACRO out. 1000 DACL2 & DACRO out. 1001: Line-in[4]. 1011: Line-in[5]. 1100: Line-Out[0] lent & right (AA0). 1101: Line-Out[1] left & right (AA1). Othersh N.A. [10:9] Rudio Line-Out[1] (AA_1) Gam Control. 00: 0 dB. 012 dB. 10: -6 dB. 11: +3 dB. [8] Reserved. [7] Audio Line-Out[0] (AA_0) Right Channel Amplifier Driving Strength. 0: Normal. 1: Reduce to 1%. (6) Audio Line-Out[0] (AA_0) Left Channel Amplifier Driving scrength. 0: Normal. 1: Reduce to 1%. [5] Audio Line-Out[0] (AA_0) Right Channel Amplifier Low Power Mode. 0: Normal. 1: Low Power Mode (50% Bias Current). [4] Audio Line-Out[0] (AA_0) Left Channel Amplifier Low Power Mode. 0: Normal. |



| Index (Absolute) | Mnemonic) | Bit | Description |
|------------------|------------------|-----|---|
| | | | [2] Disable DAC[2] Re-latch Clock. |
| | | | 0: Normal. |
| | | | 1: Clock disabled. |
| | | | [1] Disable DAC[0] Re-latch Clock. |
| | | | 0: Normal. |
| | | | 1: Clock disabled. |
| | | | [0] Disable DAC[1] Re-latch Clock. |
| | | | 0: Normal. 1: Clock disabled. |
| 74h | REG2CE9 | 7:0 | Default : 0x28 Access : R/W |
| (2CE9h) | CODEC_CFG4[15:8] | 7:0 | See description of '2CE8h'. |
| 75h | REG2CEA | 7: | Default: 0x00 Access: R/W |
| (2CEAh) | CODEC_CFG5[7:0] | 7.0 | [15] Audio DAC Right Channel[1] Low Power Mode |
| | | | 0: Normal |
| | | | 1: Low power mode (50%). |
| | | | [14] Audio DAC Right Channel[1] Amplifier Driving Strength. |
| | | | 9: Normal. |
| | | | 1: Reduce to 1%. [13] Audio DAC Left Chappel[1] Low Power Mode. |
| | | | 0: Normal. |
| | | | 1: Low power mode (50%). |
| | 1 | - X | [12] Audio DAC Left Channel[1] Amplifier Driving Strength. |
| | | | 0: Normal. |
| | | | 1: Reduce to 1%. |
| | | | [11] Reserved. |
| | | | [10] Reset DAC[2] Re-latch Flip-flip. |
| | | | 0: Normal. |
| | | | Reset (OR gated with DSP). |
| | | | [9] Reset DAC[0] Re-latch Flip-flip. |
| X | | | 0: Normal. |
| | | 1 | 1: Reset (OR gated with DSP). |
| | | | [8] Reset DAC[1] Re-latch Flip-flip. 0: Normal. |
| | | | 1: Reset (OR gated with DSP). |
| | | | [7] Audio Line-Out[1] (AA_1) Right Channel Amplifier Driving |
| | | | Strength. |
| | | | 0: Normal. |
| | | | 1: Reduce to 1%. |
| | | | [6] Audio Line-Out[1] (AA_1) Left Channel Amplifier Driving |



| Index (Absolute | Mnemonic) | Bit | Description | | |
|--------------------|------------------|------|---|-------------------------------------|--|
| | | | Strength. | | |
| | | | 0: Normal. | | |
| | | | 1: Reduce to 1%. | | |
| | | | | A_1) Right Channel Amplifier Low | |
| | | | Power Mode. | | |
| | | | 0: Normal. | | |
| | | | 1: Low Power Mode 50 | | |
| | | | [4] Audio Line Out[1] (AA_1) Left Channel Amplifier Lov Power Mode. 0: Normal | | |
| | | | | | |
| | | | 1 Low Power Mode (509 | % Rias Current) | |
| | | | [3] Mute Audio Line-Out[1] (AA_1) (Input Floating). 0: Normal. | | |
| | | | | | |
| | | | 1: Mute. | | |
| | | | [2] Mute Audio Line-Out[0] (Input Floating).0: Normal.1: Mute.[1] Power Down Audio Line-Out[1] (AA_1). | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | 0: Power on. | | |
| | | . <= | Power down (OR gate | | |
| | | 17 | [0] Power down Audio Li 0: Power on. | ne-Out[0] (AA_0). | |
| | | -X | 1: Power down (OR gate | ad with DSP) | |
| 75h | REG2CEB | 7:0 | Default : 0x00 | Access : R/W | |
| (2CEBh) | CODEC_CFGF(15:8) | 7:0 | See description of '2CEA | - | |
| 76h | REG2CEC | 7:0 | Default: 0x00 | Access : R/W | |
| (2CECh) | CODEC_CFG6[7:0] | 7:0 | [15] Audio DAC Right Ch | annel[0] Low Power Mode. | |
| | | | 0. Normal. | | |
| | | | 1: Low power mode (50° | %). | |
| | | | [14] Audio DAC Right Ch | annel[0] Amplifier Driving Strength | |
| | | | 0: Normal. | | |
| | | | 1: Reduce to 1%. | | |
| | | | = = | DAC Right Channel[1] L Driving | |
| | | | OPamp. | | |
| | | | 0: Power on. | ad with DCD) | |
| | | | 1: Power down (OR gate | u willi DSP). | |
| | · | | ` ~ | • | |
| | | | ` ~ | DAC Right Channel[1] L Vref OPam | |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|------------------|-----|---|--|
| | | | 0: Normal. 1: Reduce to 1%. [9] Power Down Audio DAC (0): Power on. 1: Power down (OR gated will [8] Power Down Audio DAC (0) (O) (O) (O) (O) (O) (O) (O) (O) (O) (O | [0] Amplifier Driving Strength. Channel[0] Driving OPamp. ith DSP). Channel[0] Vref OPamp. ith DSP). Channel[1] R Driving OPamp. ith DSP). Channel[1] P Vref OPamp. ith DSP). Node Select. Reference Current Generator. ith DSP). rrent Test Mode. |
| 76h 🍎 | REG2CED | 7:0 | Default : 0x00 | Access : R/W |
| (2CEDh) | CODEC_CFG6[15:8] | 7:0 | See description of '2CECh'. | |
| 77h | REG2CEE | 7:0 | Default : 0x00 | Access: R/W |
| (2CEEh) | CODEC_CFG7[7:0] | 7:0 | [15:10] Reserved. [9] DAC Discharge Control. 0: Disable. 1: Enable (OR gated with DS [8] VREF Discharge Control. 0: Disable. 1: Enable (OR gated with DS | |



| ndex Absolute) | Mnemonic | Bit | Description | |
|-------------------|----------------------|------------|-----------------------------|--------------|
| | | | [7:0] Reserved. | |
| 'h | REG2CEF | 7:0 | Default : 0x00 | Access : R/W |
| EFh) | CODEC_CFG7[15:8] | 7:0 | See description of '2CFEh'. | |
| 1 | REG2CF6 | 7:0 | Default : 0x00 | Access : R/W |
| F6h) | TEST_CTRL1[7:0] | 7:0 | [15:0] Reserved. | X |
| 1 | REG2CF7 | 7:0 | Default : 0x00 | Access : R/W |
| F7h) | TEST_CTRL1[15:8] | 7:0 | See description of '2CF6h'. | |
| 1 | REG2CF8 | 7:0 | Default: 0x00 | Access : R/W |
| CF8h) | TEST_CTRL2[7:0] | 7:0 | [15:0] Reserved. | • |
| h | REG2CF9 | 7:0 | Default : 0x00 | Access : R/W |
| CF9h) | TEST_CTRL2[15:8] | 7:0 | See description of 2CF8h. | |
| 1 | REG2CFA | 7:0 | Default : 0x00 | Access : R/W |
| CFAh) | TEST_CTRL3[7:0] | 7:0 | [15:0] Reserved. | |
| 1 | REG2CFB | 7:0 | Default: 0x00 | Access : R/W |
| CFBh) | TEST_CTRL3[15:8] | 7:0 | See description of '2CFAh'. | |
| l | REG2CFC | /:0 | Default : 0x00 | Access : RO |
| FCh) | TEST_BUS_OUT_L[7:0] | 7:0 | Test bus output LSB. | |
| | REG2CFD | 7:0 | Default: 0x00 | Access: RO |
| (FDh) | TEST_BUS_OUT_L[15.8] | 7.0 | See description of 2CFCh'. | |
| | REG2CFE | 7:0 | Default: 0x00 | Access: RO |
| Eh) | TEST_BUS OUT HIT O | 7:0 | Test bus output MSB. | |



AUDIO1 Register (Bank = 2D)

| AUDIO1 | Register (Bank = 2D) |) | | |
|---------------------|----------------------|-----|--|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2D00 | 7:0 | Default: 0x03 | Access : RO, R/W |
| (2D00h) | - | 7 | Reserved. | _ |
| | DSP16K_BANK_SEL | 6 | DSP16K Bank Select. 0: IDMA access memory 1: IDMA access memory | |
| | INT_TRIGGER | 5 | MIPS-triggered DSP PIO 0: De-assert DSP PIO[8] 1: Assert DSP PIO[8] int | interrupt. |
| | IDMA_WR_CMD_STA | 4 | II MA write command st 0: IDMA write command 1. IDMA write ongoing | finish. |
| | IDMA_RD_CMD_STA | | IDMA Read Command / Command: 0: N.A. 1: Set IDMA read command Status: 0: Read command finish Read command busy: | and, auto-clear when finished. |
| | IDMA_WR2ND | 2 | 1DMA needs to write 2nd 0: IDMA write data finish 1: IDMA needs to write 2 Note: Write 0 to clear. | Data Set. ned. |
| 7 | IDMA_BGOT_MODE | 1 | DSP IDMA Boot Mode Er 0: Disable. 7: Enable. | nable. |
| <u> </u> | DSP_SOFT_RST | 0 | DSP Audio Software Res 0: Reset. 1: Normal. | et. |
| 01h | REG2D02 | 7:0 | Default: 0x00 | Access : WO |
| (2D02h) | DSP_BRG_DATA[7:0] | 7:0 | Host Download DSP Data 24-bit mode: 1: Write high 2 bytes {D 2: Write low byte {8'b0, 3: Loop to step 1. | PATA[23:8]}. |
| 01h | REG2D03 | 7:0 | Default : 0x00 | Access : WO |
| (2D03h) | DSP_BRG_DATA[15:8] | 7:0 | See description of '2D02 | L |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------------|-----|---|-------------------|
| 02h | REG2D04 | 7:0 | Default : 0x00 | Access : R/W |
| 2D04h) | IDMA_WRBASE_ADDR[7:0] | 7:0 | Channel 1 IDMA address base | e IAD. |
|)2h | REG2D05 | 7:0 | Default : 0x00 | Access : R/W |
| (2D05h) | - | 7 | Reserved. | |
| | CH1_MEM_SEL | 6 | Channel 1 IDMA address base 0: Select PM/CM 1: Select DM. | PM/CM/DM control. |
| | IDMA_WRBASE_ADDR[13: 8] | 5:0 | See description of 2D04h'. | |
| 03h | REG2D06 | 7:0 | Default: 0x00 | Access : R/W |
| (2D06h) | CH1IDMA_ATR_SIZE[7:0] | 7:0 | IDMAtrSize. | |
| 03h | REG2D07 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2D07h) | - | 7 | Reserved. | |
| | CH1IDMA_CIRCULAR_BUF | 6 | Disable IDMA CH2 circular but 0: Enable circular buffer. 1: Disable circular buffer. | ffer. |
| | CH1IDMA_ATR_SIZE[13:8] | 5.0 | See description of '2D06h'. | · . |
|)4h | REG2D08 | | Derault : 0x00 | Access : R/W |
| (2D08h) | IDMA_RDBASE_ADDR[7:0] | 7:0 | Channel 2 IDMA address base | |
| 04h | REG2D09 | 7:0 | Default 0x00 | Access : R/W |
| (2D09h) | | 7 | Reserved. | • |
| M. | CH2_MEM_3EL | 6 | Channel 2 IDMA address base 0: Select PM/CM. 1. Select DM. | PM/CM/DM control. |
| | IDMA_RDBASE_ADDR[13:8] | 5.0 | See description of '2D08h'. | |
| 05h 📞 (| REG 2D0A | 7:0 | Default : 0x00 | Access : R/W |
| 2D0Ah) | CH2IDMA_ATR_SIZEH[7:0] | 7:0 | IDMAtrSize. | T |
|)5h | REG2D0B | 7:0 | Default : 0x00 | Access : R/W |
| 2D0Bh) | | 7 | Reserved. | |
| | CH2IDMA_ATR_SIZEH_DIS | 6 | Disable IDMA CH2 circular but 0: Enable circular buffer. 1: Disable circular buffer. | ffer. |
| | CH2IDMA_ATR_SIZEH[13: 8] | 5:0 | See description of '2D0Ah'. | |



| AUDIO1 | Register (Bank = 2D) | | | |
|---------------------|----------------------------|-----|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 06h | REG2D0C | 7:0 | Default : 0x00 | Access : RO |
| (2D0Ch) | IDMA_RDDATA_H[7:0] | 7:0 | IDMA CH2 MIPS Read DSP Dadata from DSP to MIPS. | ata Port [23:8], for transferring |
| 06h | REG2D0D | 7:0 | Default : 0x00 | Access : RO |
| (2D0Dh) | IDMA_RDDATA_H[15:8] | 7:0 | See description of '2D0Ch'. | |
| 07h | REG2D0E | 7:0 | Default : 0x00 | Access : RO |
| (2D0Eh) | IDMA_RDDATA_L[7:0] | 7:0 | IDMA CH2 MIPS Read DSP Dadata from DSP to MIPS. | ata Port [7:0], for transferring |
| 08h | REG2D10 | 7:0 | Default 0x00 | Access : R/W |
| (2D10h) | DSP_ICACHE_BASE[7:0] | 7:0 | [15:6] FD230 I-Cache MILL ba [7:0] ICU base address = {DI ICD_MIU_ADDR[15:0]. | ese address [23:16]. SP_ICH_BASE[15:0], 8'b0} + |
| 08h | REG2D11 | 7:0 | Default : 0x00 | Access + R/W |
| (2D11h) | DSP_ICACHE_BASE[15:8] | 7:0 | See description of '2D10h'. | |
| 09h | REG2D12 | 7:0 | Default: 0x00 | Access : R/W |
| | DSP2MCU_MAILBOX_CFGI: 3:0] | 3:0 | 0000: MZD_MAILBOX_0 (0x) 0001: M2D_MAILBOX_1 (0x7) 0010: M2D_MAILBOX_2 (0x7) 0011: M2D_MAILBOX_3 (0x7) 0100: M2D_MAILBOX_4 (0x7) 0101: M2D_MAILBOX_5 (0x7) 0110: M2D_MAILBOX_6 (0x7) 0111: M2D_MAILBOX_6 (0x7) 0111: M2D_MAILBOX_7 (0x7) 1000: M2D_MAILBOX_9 (0x7) 1001: M2D_MAILBOX_9 (0x7) DSP to MCU mailbox configur 0000: D2M_MAILBOX_0. 0001: D2M_MAILBOX_1. 0010: D2M_MAILBOX_2. 0011: D2M_MAILBOX_3. 0100: D2M_MAILBOX_4. 0101: D2M_MAILBOX_5. 0110: D2M_MAILBOX_6. | 001). 002). 003). 004). 005). 006). 007). 008). |
| 0Ah | REG2D14 | 7:0 | 0111: D2M_MAILBOX_7. Default : 0x00 | Access : R/W |
| VAII | NEUZDIT | 7.0 | Delault I UAUU | ACCESS . R/ W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------------|-----------------------|-----|---|------------------------------------|
| | | | Indirect Mailbox Write to I | OSP Port. |
| 0Ah | REG2D15 | 7:0 | Default : 0x00 | Access : R/W |
| (2D15h) | MCU2DSP_MAILBOX[15:8] | 7:0 | See description of '2D14h' | |
| 0Bh | REG2D16 | 7:0 | Default : 0x00 | Access : RO |
| (2D16h) | DSP2MCU_MAILBOX[7:0] | 7:0 | DSP to MCU Mailbox. Indirect Mailbox Read from | n DSP Port. |
| 0Bh | REG2D17 | 7:0 | Default: 0x00 | Access: RO |
| (2D17h) | DSP2MCU_MAILBOX[15:8] | 7:0 | See description of '2D16h' | |
| 0Ch | REG2D18 | 7:0 | Default : 0x00 | Access : R/W |
| (2D18h) | - | 7:1 | Reserved. | |
| | RIU2DSP_INFO | 0 | UP interrupt DSP signal, so | oftware controlled H/L. |
| 10h | REG2D20 | 7.0 | Default : 0x00 | Access : R/W |
| | STD_SEL_SET | 7 | Audio SIF Standard Set Co 0: Manual 1: Auto. | ommand |
| | STD_SEL[6:0] | 6:0 | SIF audio standard Selecti For PAL DSP code: [7:4]: Mode Selection: 0x10: FM mono hideviation | 3 |
| 11h | REG2D22 | 7:0 | Defaulty: 0x00 | Access : R/W |
| (2D2 <mark>2h</mark>) | | 7:3 | Reserved. | |
| | STD_PRE45[120] | 2:1 | Preference in automatic standard Selection of 4.5MHz carried 00. Standard M (Korea). 01. Standard M (BTSC). 10. Standard M (Japan). 11. Not a sound carrier. | |
| * | STD_PRE65 | 9 | Preference in automatic st 0: Standard L (SECAM). 1: Standard D/K. | andard Selection of 6.5MHz carrier |
| 12h | REG2D24 | 7:0 | Default: 0x00 | Access : R/W |
| (2D24h) | SIF_SQUND_MOD1[7:0] | 7:0 | SIF BTSC/A2 demodulator output select. 0xxxxxxx: Manual sound s 0000-0000: BTSC Mono. 00000001: BTSC Stereo. 00000010: BTSC SAP. | automatic/manual sound mode elect. |



| AUDIO1 | Register (Bank = 2D |)) | | |
|---------------------|---------------------|------------|-------------------------------|------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 00000100: A2 Mono. | |
| | | | 00000101: A2 Stereo. | |
| | | | 00000110: A2 Dual B. | |
| | | | 00000111: A2 Dual A+B. | |
| | | | 1xxxxxxx: Auto sound select. | • |
| | | | 10000000: BTSC Mono <-> | |
| | | | 10000001: BTSC Stereo <-> | |
| | | | 10000010: BTSC SAP <-> Mo | |
| | | | 10000100: A2 Morio <-> Mut | |
| | | | 10000101: A2 Stereo <-> Mo | |
| | | | 10000110: A2 Dual B <-> Mo | |
| _ | | | 10000111: A2 Dual B <>> St | |
| 13h | REG2D26 | 7:0 | Default : 0x00 | Access : R/W |
| (2D26h) | SIF_SOUND_MOD2[7:0] | 7.0 | SIF NICAM demodulator sour | |
| | | | 00000000: NICAM Auto Mode | |
| | | | NICAM Sound (Auto) FM/AM | Mono Mute. |
| | | | 0x01: FM/AM Mono (OSD). | (0.77) |
| | | | 0x02: Stereo L/R FM/AM Mon | |
| | | | 0x03: Stereo L/L FM/AM Mon | |
| | | | 0x05: Dual A/B FN/AM Mono. | |
| | | \./ | 0x06: Dual A/A FM/AM Mono | |
| | 1 | - 🗶 | 0x07: Dual B/B FM/AM Mono. | |
| | | | 0x08: NICAM Mono FM/AM M | |
| ~ / / | | | 0x80: Force NICAM Sound. | |
| 14h | REG2D28 | 7:0 | Default : 0x00 | Access : R/W |
| (2D28h) | AVC_CLIP[7:0] | 7:0 | Fine Tune AVC Clip Level. | |
| 15h | REG2D2A | 7:0 | Default : 0x00 | Access : R/W |
| (2D2Ah) | DBG_CMD[7:0] | 7:0 | SIF common command set: | |
| | | | 0x00: No action. | |
| | | | 0x01: Common command - g | et firmware version. |
| | XV | | 0x02: Common command - se | |
| | | | 0x03: Common command - se | et DM memory address. |
| | | | 0x04: Common command - se | et PM memory address. |
| | | | 0x05: Common command - re | ead DM memory address. |
| | — | | BTSC command: | |
| | | | 0x10: BTSC_CMD_UPDATE_P | |
| | | | Pilot Off to On Threshold Upo | |
| | | | 0x11: BTSC_CMD_UPDATE_P | ILOT_OFF_THR. |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------|----------|---|--------------------------|--|
| | | | Pilot On to Off Threshold Upd | ate Command. | |
| | | | 0x12: BTSC_CMD_UPDATE_C | ARRIER_ON_THR. | |
| | | | Carrier Off to On Threshold U | odate Command. | |
| | | | 0x13: BTSC_CMD_UPDATE_C | ARRIER_OFF_THR | |
| | | | Carrier On to Off Threshold U | odate Command. | |
| | | | 0x14: BTSC_CMD_UPDATE_S | AP_ON_THR | |
| | | | SAP Off to On Threshold Upda | ate Command. | |
| | | | 0x15: BTSC_CMD_NPDATE_SA | AP_OFF_THR. | |
| | | | SAP On to Off Threshold Upda | ate Command. | |
| | | | A2 Command: | | |
| | | | 0x20: A2_CMD_UPDATE_CAR | RIER_QN_THR. | |
| | | | Carrier Off to On Threshold U | odate Command. | |
| | | | 0x21: A2_CMD_UPDATE_CAR RIER_OFF_THR. | | |
| | | | Carrier On to Off Threshold U | | |
| | | | 0x22: A2_CMD_UPDATE_MONO_ON_THR. Mono Off to On Threshold Update Command. 0x23: A2_CMD_UPDATE_MONO_OFF_THR. Mono On to Oir Threshold Update Command. 0x24: A2_CMD_UPDATE_STEREO_DUAL_THR. | | |
| | | | | | |
| | | | | | |
| | | * | | | |
| | | 1 | | | |
| | | | Stereo / Dual Threshold Update Command. | | |
| | | | 0x30: A2_CMD_GET_CARRIE | | |
| | | | Carrier 1 Amplitude Output Co | | |
| | | | 0x31: A2_CMD_GET_CARRIER | | |
| | | | 0x32: A2_CMD_GET_CARRIER | | |
| | | | Carrier 2 Amplitude Output Co | | |
| 12 | | | 0x33: A2_CMD_GET_CARRIEF 0x34_A2_CMD_GET_MONO_A | | |
| | | | Mono Amplitude Output Comr | | |
| | | | 0x35: A2_CMD_GET_STEREO | | |
| | | | Stereo Amplitude Output Com | | |
| | | | 0x36: A2_CMD_GET_DUAL_A | | |
| | | | Dual Amplitude Output Comm | | |
| 16h | REG2D2C | 7:0 | Default : 0x00 | Access : R/W | |
| (2D2Ch) | DBG_DATA_H[7:0] | 7:0 | Data-high, from 8051 to DSP, | - | |
| | | | (0x85). | 1 | |
| 17h | REG2D2E | 7:0 | Default : 0x00 | Access : R/W | |
| (2D2Eh) | DBG_DATA_L[7:0] | 7:0 | Data-low, from 8051 to DSP, (0x85). | which needs to match cmd | |
| | REG2D30 | 7:0 | Default : 0x00 | Access : R/W | |



| AUDIO1 Register (Bank = 2D) | | | | |
|-----------------------------|-------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2D30h) | DEBUG_REG_0[7:0] | 7:0 | 8 bytes for software utilization | l. |
| 19h | REG2D32 | 7:0 | Default : 0x00 | Access : R/W |
| (2D32h) | DEBUG_REG_1[7:0] | 7:0 | 8 bytes for software utilization | i. |
| LAh | REG2D34 | 7:0 | Default : 0x00 | Access : R/W |
| (2D34h) | DEBUG_REG_2[7:0] | 7:0 | 8 bytes for software utilization | |
| 1Bh | REG2D36 | 7:0 | Default : 0x00 | Access : R/W |
| (2D36h) | DEBUG_REG_3[7:0] | 7:0 | 8 bytes for software utilization | |
| LCh | REG2D38 | 7:0 | Default: 0x00 | Access : R/W |
| (2D38h) | DEBUG REG 4[7:0] | 7:0 | 8 bytes for software utilization | l. 🛕 |
| LDh | REG2D3A | 7:0 | Default : 0x00 | Access : R/W |
| (2D3Ah) | DEBUG_REG_5[7:0] | 7:0 | 8 bytes for software utilization | |
| LEh | REG2D3C | 7:0 | Default : 0x00 | Access : R/W |
| 2D3Ch) | DEBUG_REG_6[7:0] | 7:0 | 8 bytes for software utilization | |
| · | REG2D3E | 7:0 | Default: 0x00 | Access : R/W |
| | DEBUG_REG_7[7:0] | 7:0 | 8 bytes for software utilization | |
| 20h | REG2D40 | | Defaulty 0x00 | Access : RO |
| (2D40h) | STD_RESULT_FINISH | 7 | Audio SIF Standard Detection | Flag. |
| | | | : Standard detection finished | • |
| | | X | 1: Standard detection not finis | shed. |
| | STD_RESULT[6:0] | 6:0 | SIF Standard Detect Result. | |
| | | | 00h: Standard not found. | |
| 12 | | | 01h: AU_SYS_M_BTSC. 02h: AU_SYS_M_KOREA. | |
| | | | J3h. AU_SYS_M_JAPAN. | |
| | | | 04n: AU_SYS_BG_A2. | |
| | | | 05h: AU_SYS_DK1_A2. | |
| C | | | 06h: AU_SYS_DK2_A2. | |
| | | | 07h: AU_SYS_DK3_A2. | |
| | X | | 08h: AU_SYS_BG_NICAM. | |
| | | | 09h: AU_SYS_DK_NICAM. 0ah: AU_SYS_I_NICAM. | |
| | | | Obh: AU_SYS_L_NICAM. | |
| | | | Och: AU_SYS_FM_RADIO. | |
| 22h | REG2D44 | 7:0 | Default : 0x00 | Access : RO |
| (2D44h) | STATUS_MOD[7:0] | 7:0 | Sound Mode Status. | • |
| | | | [0]: BTSC Mono existing. | |



| AUDIO1 Register (Bank = 2D) | | | | |
|-----------------------------|-------------------|-----|--|-------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | [1]: BTSC Stereo existing. | |
| | | | [2]: BTSC Sap existing. | |
| | | | [3]: A2 Carrier 1 existing. | • |
| | | | [4]: A2 Carrier 2 existing. [5]: A2 Stereo existing. | |
| | | | [6]: A2 Dual existing. | |
| | | | [7]: A2 Mono existing. | |
| 25h | REG2D4A | 7:0 | Default : 0x00 | Access: RO |
| (2D4Ah) | DBG_OUTPUT_L[7:0] | 7:0 | Debugging Data Port. | |
| | | | Directly output data from DS | P230 I/O Write Command. |
| 26h | REG2D4C | 7:0 | Default: 0x00 | Access : RO |
| (2D4Ch) | DBG_OUTPUT_H[7:0] | 7:0 | Debugging Data Port. | |
| | | | Directly output data from DS | |
| 27h | REG2D4E | 7:0 | Default : 0x00 | Access : RO |
| (2D4Eh) | INC_COUNTER[7:0] | 7:0 | DSP Sample Counter. | |
| 201 | | | SIF PCM output sample coun | |
| 28h (2D50h) | REG2D50 | 7:0 | Default: 0x00 | Access : RO |
| | MAIL_BOX_0[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 29h | REG2D52 | | Default : 0x00 | Access : RO |
| (2D52h) | MAIL_BOX_1[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 2Ah | REG2 D54 | 7.0 | Default : 0x00 | Access: RO |
| (2D54h) | MAIL_BOX_2[7:0] | 7:0 | DSP to MCU Mailbox Data. | Г |
| 2Bh | REG2D56 | 7:0 | Default : 0x00 | Access : RO |
| (2D56h) | MAIL_BOX_3[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 2Ch | REG2D58 | 7:0 | Default: 0x00 | Access : RO |
| (2D58h) | MAIL_BOX_4[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 2Dh | REG 2D5A | 7.0 | Default : 0x00 | Access : RO |
| (2D5Ah) | MAIL_BOX_5[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 2Eh | REG2D5C | 7:0 | Default : 0x00 | Access : RO |
| (2D5Ch) | MAIL_BOX_6[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 2Fh | REG2D5E | 7:0 | Default : 0x00 | Access : RO |
| (2D5Eh) | MAIL_BOX_7[7:0] | 7:0 | DSP to MCU Mailbox Data. | |
| 30h | REG2D60 | 7:0 | Default : 0x00 | Access: RO, R/W |
| (2D60h) | DWA_RST | 7 | Reset DWA. | |



| AUDIO1 | Register (Bank = 2D) | | |
|---------------------|--------------------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 0: Normal. |
| | | | 1: DWA outputs all ZERO to analog. |
| | INIT_DATA_SRAM | 6 | Initial Data SRAM (8051 software control). |
| | | | 0: Normal. 1: Initial time (> 512 * MAC_CLK). |
| | MAC_OVL | 5 | MAC is overloaded |
| | | | 0: Normal. 1: Overloaded. |
| | MOD_ENABLE | 4 | Modulator input Test Mode setting. |
| | | | 1; Normal. 0: Input 16h8000 to Modulator. |
| | DAC_TEST | 3 | DAC Test Mode. |
| | | | 0 Normal. |
| | | | 1: Test Mode for mass production. |
| | - | 2 | Reserved. |
| | DAC_EN_BIU | 1 | CH1~4 clock enable. 0: Disable. |
| | | 1 | 1: Enable. |
| | DSD_IRO_MASK | 0 | DSD IRQ Mask. |
| 31h | REG2D62 | 7:0 | Default : 0x00 Access : R/W |
| (2D62h) | DAC_CH4_MAC_IRO_MASK | 7 | CH4 IRQ Mask. 0: IRQ valid. |
| | | | 1: Mask. |
| | DAC_CH3_MAC_IRC_MASK | 6 | CH3 IRQ Mask. |
| | | | O IRO valid. |
| | DAC CH2_MAC_IRQ_MASK | 5 | 1: Mask. CH2 IRQ Mask. |
| | D/10_0112_1 1/10_11(Q_1 1/10)1 | 3 | 0: IRQ valid. |
| X | | | 1: Mask. |
| | DAC_CH1_MAC_IRO_MASK | 4 | CH1 IRQ Mask. |
| | | | 0: IRQ valid. 1: Mask. |
| | DAC_CH4_FD230_BYPASS | 3 | CH4 FD230 Bypass Mode (Hardware). |
| | | | 0: Normal. |
| | DAC_CH3_FD230_BYPASS | 2 | 1: Mask FD230 IRQ & hardware bypass. CH3 FD230 Bypass Mode (Hardware). |
| | DAC_CH3_HD23U_D1FA33 | | 0: Normal. |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|----------------------|-----|---|--|--|
| | | | 1: Mask FD230 IRQ & hardware bypass. | | |
| | DAC_CH2_FD230_BYPASS | 1 | CH2 FD230 Bypass Mode (Hardware). 0: Normal. 1: Mask FD230 IRQ & hardware bypass. | | |
| | DAC_CH1_FD230_BYPASS | 0 | CH1 FD230 Bypass Mode (Hardware). 0: Normal. 1: Mask FD230 IRQ & hardware bypass. | | |
| 32h | REG2D64 | 7:0 | Default 0x00 Access R/W | | |
| (2D64h) | ADC1_MAC_IRQ_MASK | 7 | ADC1 IRQ Mask. 0; IRQ valid. 1: Mask. | | |
| | ADC1_FD230_BYPASS | 6 | ADC1 FD230 Bypass Mode. 9. Normal. 1: Mask FD230 IRQ & hardware bypass. | | |
| | - | 5:3 | Reserved | | |
| | SRC_OSZOH_TEST | 2 | SRC interpolation function control. 0: Normal (Inear interpolation). 1: Sample and hold (disable interpolation). | | |
| | SRC_FS_TEST | 5 | SRC interpolation ratio Selection. O: Normal SRC Interpolation Mode (8fs to 256fs). 1: SRC Interpolation Test Mode (fs to 256fs). | | |
| | ZRMAC_CLKON_ALWAYS | 0 | 0: MAC clock auto power down mode. 1: Disable MAC clock auto power down mode. | | |
| 33h | REG2D66 | 7:0 | Default: 0x00 Access: R/W | | |
| 2D66h) | DWA_SHIFT_DIS | 7 | Disable DWA's shift function. 0: Normal. 1: Disable. | | |
| K | DITHER_SEL[1:0] | 6:5 | Dither energy Selection. DITHER_EXTRA_SEL=0: 00: 1 delta. 01: 2 delta. | | |
| | 10, | | 10: 1/2 delta. 11: 1/4 delta. DITHER_EXTRA_SEL=1: | | |
| | • | | 00: 1/8 delta. 01: 1/16 delta. 10: 1/32 delta. | | |



| AUDIO1 | Register (Bank = 2D) | | | |
|---------------------|----------------------|-----|--|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 11: 1/64 delta. | |
| | SDM_MODE | 4 | SDM Mode (2nd order). | |
| | | | 0: 1st order. | A |
| | | | 1: 2nd order. | |
| | - | 3 | Reserved. | |
| | DITHER_EXTRA_SEL | 2 | See "DITHER_SEL". | |
| | DWAOUT_FIX_MID | 1 | Fix DWA's output. | |
| | | | 0: Disable. | |
| | | 0 | 1: Enable. | |
| 0.41 | - DECODEO | 0 | Reserved. | DO D/W |
| 34h (2D68h) | REG2D68 | 7:0 | Default: 0x00 | Access : RO, R/W |
| (200011) | CLEAR_FIFO_STATUS | | Clear FIFO Status bits. 10: Normal. | |
| | | | 1: Clear FIFO Status. | |
| | FIFO_STATUS_6 | 6 | ADC Right FIFO Status. | |
| | 1110_51/1105_0 | | 0: Balance. | |
| | | | 1: Overflow or under-run. | |
| | FIFO_STATUS_5 | 5 | ADC Left FIFO Status. | |
| | | | 0: Balance. | |
| | | | 1: Overflow or under-run | |
| | FIFO_STATUS_4 | 4 | DAC CH3 Left FIFO Status. | |
| _ // | | | 0: Balance. 1: Overflow or under-run. | |
| | FIFO_STATUS_3 | 3 | DAC CH2 Right FIFO Status. | |
| | 1110_51410_5 | | 0: Balance. | |
| | | | 1: Overflow or under-run. | |
| | FIFO_STATUS_2 | 2 | DAC CH2 Left FIFO Status. | |
| | | | 0: Balance. | |
| X | | | 1: Overflow or under-run. | |
| | FIFO_STATUS_1 | 1 | DAC CH1 Right FIFO Status. | |
| | | | 0: Balance. | |
| | FIFO CTATION | | 1: Overflow or under-run. | |
| | FIFO_STATUS_0 | 0 | DAC CH1 Left FIFO Status. 0: Balance. | |
| | | | 1: Overflow or under-run. | |
| 35h | REG2D6A | 7:0 | Default : 0x00 | Access : R/W |



| AUDIO1 | Register (Bank = 2 | D) | | |
|---------------------|--------------------|------------|--|----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2D6Ah) | - | 7 | Reserved. | |
| | SEL_ADCOUT | 6 | Select ADC source for SPDIF/I | IS output. |
| | | | 0: Select channel 1. | |
| | | | 1: Select channel 2. | |
| | - | 5:1 | Reserved. | |
| | DAC2_SEL | 0 | Analog DAC2 select DWA sour | |
| | | | 0: Select source from DWA 2 (1: Select DWA from DWA 1 (c | |
| | | | | pofer / Right = Channel 1 Right. |
| 36h | REG2D6C | 7:0 | Default: 0x00 | Access : R/W |
| (2D6Ch) | - | 7:3 | Reserved. | • |
| | FS_SRC_EN | 2 | New FS SRC Mode | |
| | | | 0: Disable. | |
| | | | 1: Enable. | |
| | CMP_SEL | 1 | Selection for the compensation | n filter's coefficient. |
| | | | 0: Default value. | |
| | | | 1: Customer setting. | |
| 37h | DECODO: | 7:0 | Reserved. | Acces : D/W |
| (2D6Eh) | REG2D6E | | Default : 0x00 | Access : R/W |
| (2202) | PRI_SEL2[3:0] | 7:4 3.0 | CODEC Filter Priority Selection | |
| 201 | PRI_SEL1[3:0] | | CODEC Filter Priority Selection | |
| 38h (2D70h) | REG2D70 | 7:0 | Default : 0x00 | Access : R/W |
| 1 | PRI_SEL4[3:0] | 7:4 | CODEC Filter Priority Selection | |
| | PRI_SEL3[3:0] | | CODEC Filter Priority Selection | |
| 39h (2D72h) | REG2D72 | 7:0 | Default : 0x00 | Access: R/W |
| (20/211) | PRI_SEL6[3:0] | 7:4 | CODEC Filter Priority Selection | |
| | PRI_SEL5[3:0] | 3:0 | CODEC Filter Priority Selection | |
| 3Bh | REG2D76 | 7:0 | Default : 0x00 | Access : R/W |
| (2D76h) | - | 7:4 | Reserved. | |
| | DEBUG_CTRL1 | 3 | Swap DAC4 L & R. | |
| | DEBUG_CTR 2 | 2 | Swap DAC3 L & R. | |
| | DEBUG_CTRL3 | 1 | Swap DAC2 L & R. | |
| | DEBUG_CTRL4 | 0 | Swap DAC1 L & R. | T |
| 3Fh | REG2D7E | 7:0 | Default: 0x00 | Access : R/W |



| AUDIO1 | Register (Bank = 2D) | | |
|---------------------|-----------------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| (2D7Eh) | DACO_INV_LR[7:0] | 7:0 | [7] DAC FIFO auto reset enable for channel 1, 2, 3 & 4. 0: Disable. 1: Enable. [6] DAC FIFO reset bundle with channel enable. 0: Disable. 1: Enable. [5:4] Reserved. [3:0] RIU control DAC FIFO manual reset. DAC FIFO channel 1 Reset: (RIU_DACFIFO_RESET[0] == 1) or (DSP DM_IO418F[0] == 1) DAC FIFO channel 2 Reset: (RIU_DACFIFO_RESET[1] == 1) or (DSP DM_IO418F[1] == 1). DAC FIFO channel 3 Reset: (RIU_DACPIFO_RESET[2] == 1) or (DSR DM_IO418F[2] == 1). DAC FIFO channel 4 Reset: (RIU_DACPIFO_RESET[3] == 1) or (DSP DM_IO418F[3] == 1). |
| 40h (2D80h) | REG2D80 CH1_PRESCALE[7:0] | 7:0 | Pre-scale value for channel 1 gain control. 00h: Off (mute). 19h: 0 dB (recommended) |
| 41h | REG2D82 | 7:0 | 7Fh: 14 dB (-0.13725 dB per step). Default: 0x00 |
| (2D82h) | STEREO_SOURCE SNDEFFECT_ON | 7 | Audio source setting (combined with CRB1.2). 0: Mono. 1: Stereo. Sound effect function for channel 1 global control. 0: Disable (software bypass). |
| | | _ | 1: Enable. |
| | AVC | 4 | Reserved. Auto Volume Control function setting. 0: Disable. 1: Enable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|-----------------------------|---------|--|-------------------------------|
| | TONE | 3 | TONE (Bass/Treble) effect con 0: Disable. 1: Enable. | trol. |
| | SPATIAL | 2 | SPATIAL Surround function co 0: Disable. 1: Enable. Note: 1) Dependent on bit 7 while et 2) Bit 7 = 0, do mono to stere 3) Bit 7 = 1, do surrounding e | nabled: |
| | VOLUME_BALANCE | 1 | Volume and Balance function of the Disable. 1: Enable. | control. |
| | SUBWOOFER | 0 | Enable SUBWOOFER function. 0: Disable. | |
| 42h (2D84h) | REG2D84 | 7:0 | Default: 0x00 | Access: R/W |
| (200411) | CH1_GRAPHICED CH1_LOUDNESS | 5 | Enable CH1 Graphic EQ. 0: Disable: 1: Enable (priority higher than finable CH1 Loudness. 0: Disable. | tone effect). |
| | GEQ_BAND_SEL | 5 | 1: Enable Graphic EQ Band Select. 0: 5-Band EQ. 1: 7-Band EQ. Reserved. | |
| ر بر | CH1_LOUDNES_MODE[1 | :0] 3.2 | oudness mode (valid while 0x 00: Mode 0 (low slope). 01: Mode 1. 10: Mode 2. 11: Mode 3 (high slope). | ·2D84[5] = 1). |
| | CH1_AVC_MODE[1:0] | 1:0 | Response Time Selection for A 00: Mode 0 (-20dB/-6dB). 01: Mode 1 (-20dB/-6dB). 10: Mode 2 (-20dB/-6dB). 11: Mode 3 (-20dB/-6dB). | auto Volume Control function. |
| 43h | REG2D86 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|-----------------|-----|--|
| (2D86h) | - | 7:5 | Reserved. |
| | CH1_BASS[4:0] | 4:0 | Bass Effect Selection. 0-0000: +00db. 0-0001: +01db. 0-0010: +02db. 0-0010: +04db. 0-0101: +03db. 0-0101: +05db. 0-0111: >07db. 0-1011: >07db. 0-1001: +09db. 0-1011: +11db. 0-1101: +12db. 0-1101: +13db. 0-1101: +15db. 1-0000: =16db. 1-0010: -15db. 1-0010: -14db. 1-0110: -11db. 1-0110: -10db. 1-0110: -10db. 1-0110: -10db. 1-0110: -09db. 1-1010: -08db. 1-1011: -09db. 1-1001: -07db. 1-1011: -05db. 1-1011: -05db. 1-1011: -05db. 1-1101: -05db. 1-1101: -05db. 1-1101: -05db. |
| | | | 1-1110: -02db. 1-1111: -01db. |
| 44h | REG2D88 | 7:0 | Default : 0x00 Access : R/W |
| (2D88h) | - | 7:5 | Reserved. |
| (250011) | CH1_TREBLE[4:0] | 4:0 | Treble Effect Selection. 0-0000: +00db. 0-0001: +01db. |



| Index | Mnemonic | Bit | Description | |
|------------|----------------------|-----|----------------------------------|--------------|
| (Absolute) | | | 0.001002 !! | |
| | | | 0-0010: +02db. 0-0011: +03db. | |
| | | | 0-011: +03db. 0-0100: +04db. | |
| | | | 0-0101: +05db. | • |
| | | | 0-0110: +06db. | |
| | | | 0-0111: +07db. | |
| | | | 0-1000: +08db | |
| | | | 0-1001: +09db. | |
| | | | 0-1010: +10db. | |
| | | | 0-1011. +11db. | • |
| | | | 0-1100: +12db. | • |
| | | | 0-1101; +13db. | |
| | | | 0-1110: +14db. | |
| | | | 0-1111: +15db. 1-0000: -16db. | |
| | | | 1-000010db. 1-000115db. | |
| | | | 1-0010: -14db. | |
| | | | 1-0011: -13db. | |
| | | | 1-0100: -12db. | |
| | | | 1-0101: -11db. | |
| | | | 1-0110: -10db. | |
| | | | 1-0111: -09db. | |
| | | | 1-1000: 08db. | |
| | | | 1-1001: -07db. | |
| | | | 1-1010: -06db. 1 1011: -05db. | |
| 12 | | | 1-1100: -04db. | |
| | | | 1101: -04db. | |
| | | | 1 110: -02db. | |
| | | | 1-1111: -01db. | |
| 45h 📞 | REG2D8A | 7:0 | Default : 0x01 | Access : R/W |
| (2D8Ah) | | 7:6 | Reserved. | |
| | CH1_MONO2STEREO_MOD | 5:4 | Mode Selection for Mono to St | ereo. |
| | E[1:0] | | 00: Virtual 40 degree source. | |
| | | | 01: Virtual 20 degree source. | |
| | | | 10: Virtual -20 degree source. | |
| | | | 11: Virtual -40 degree source. | |
| | - | 3:2 | Reserved. | |
| | CH1_SURROUND_MODE[1: | 1:0 | Mode Selection for Surround. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------------|-----|--|--|
| | 0] | | 00: Mountain Mode. | |
| | | | 01: Champaign Mode. | |
| | | | 10: City Mode. | |
| | | | 11: Theater Mode. | |
| 46h | REG2D8C | 7:0 | Default: 0x81 Access: R/W | |
| (2D8Ch) | CH1_SOFTMUTE | 7 | Software Mute Channel 1 | |
| | | | 0: Normal. | |
| | | | 1: Mute. | |
| | CH1_VOLUME[6:0] | 6:0 | Volume control | |
| | | | Gain setting = $12db - N*1.0 dB (+12db \sim -114db)$. | |
| | | | $N = 0 \sim 11 (+12 \sim +1db)$. | |
| | | | N = 12 (0db). | |
| | | | $N = 13 \sim 126 (-1 \sim -114 db).$ | |
| | | X | N = 127, mute. | |
| 17h | REG2D8E | 7:0 | Default: 0x00 Access R/W | |
| (2D8Eh) | - | 7:4 | Reserved. | |
| | CH1_BALANCEL[3:0] | 3:0 | Left channel attenuation level. | |
| | | | 0000: 0 46. | |
| | | | 0001 1 db. | |
| | | | 0010: -2 db. | |
| | | | 0011: -3 db. | |
| | | | 0100: -4 db. | |
| | | | 0101: -5 db. | |
| | | | Q110: -6 db. | |
| 12 | | | 0111: -7 db. | |
| | | | 1000: 8 db. | |
| | | | 1001: -9 db. | |
| | | | 1010: -10 db. | |
| | | | 1011: -11 db. | |
| X | | | 1100: -12 db. | |
| | | | 1101: -13 db. 1110: -14 db. | |
| | | | 1111: Mute. | |
| 48h | REG2D90 | 7:0 | Default : 0x00 Access : R/W | |
| (2D90h) | - | 7:4 | Reserved. | |
| | CH1_BALANCER[3:0] | 3:0 | | |
| | 0.11_D/ (D ((10E)([0.0] | 3.0 | Right channel attenuation level. 0000: 0 db. | |
| | | | 0001: -1 db. | |



| AUDIO1 | Register (Bank = 2D) |) | | |
|---------------------|----------------------|-----|--------------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 0010: -2 db. | |
| | | | 0011: -3 db. | |
| | | | 0100: -4 db. | |
| | | | 0101: -5 db. | |
| | | | 0110: -6 db. | |
| | | | 0111: -7 db. | XU |
| | | | 1000: -8 db. 1001: -9 db | |
| | | | 1010: -10 db. | |
| | | | 1011: -11 db. | |
| | | | 1100: -12 db. | |
| | | | 1101: -13 db. | |
| | | | 1110: -14 db. | |
| | | | 1111: Mute. | |
| 49h | REG2D92 | 7:0 | Default : 0x00 | Access : R/W |
| (2D92h) | - | 7:4 | Reserved. | |
| | CH1_SUBWOFER[3:0] | 3:0 | Cut frequency Selection for Su | ub-woofer. |
| | | | 0000: 50 Hz. | |
| | | | 0001: 100 Hz. | |
| | | | 0010: 150 Hz. | |
| | | | 0011: 200 Hz | |
| | 1 1 | X | 0100: 250 Hz. | |
| | U X | | 0101: 300 Hz. | |
| _ // | | | 0110: 350 Hz. | |
| | | • | 0111: 400 Hz. | |
| | WY, | | 1000: 450 Hz. | |
| | | | 1001: 500 Hz. | |
| | | | 10.0: 550 Hz. 1011: 600 Hz. | |
| | | | 1100: 650 Hz. | |
| | | | 1100: 650 Hz. | |
| | | | 1110: 750 Hz. | |
| | XV | | 1111: 800 Hz. | |
| 4Ah | REG2D94 | 7:0 | Default : 0x00 | Access : R/W |
| (2D94h) | - | 7:5 | Reserved. | |
| | CH1_GRAPHIC_EQ_BAND1 | 4:0 | Center frequency is 120Hz. | |
| | [4:0] | | 00000: -12 db. | |
| | | | 00001: -11 db. | |
| | | | 00010: -10 db. | |



| AUDIO1 | Register (Bank = 2D) | | | |
|------------------------|----------------------|-----|----------------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 00011: - 9 db. | |
| | | | 00100: - 8 db. | |
| | | | 00101: - 7 db. 00110: - 6 db. | A |
| | | | 00110: - 0 db. 00111: - 5 db. | |
| | | | 01000: - 4 db. | |
| | | | 01001: - 3 db. | |
| | | | 01010: - 2 db. | |
| | | | 01011: -1 db. | |
| | | | 01100: 0 db. 01101: 1 db. | |
| | | | 01110: 2 db. | |
| | | | 01111: 3 db. | |
| | | | 10000: 4 db. | |
| | | | 10001: 5 db. | |
| | | | 10010: 6 db | |
| | | • | 10011, 7 db. 10100, 8 db. | |
| | | | 10100: 8 db. | |
| | | | 10110: 10 db. | |
| | | | 10111: 11 db. | |
| | | | 11000: 12 db. | 1 |
| 4Bh | REG2D96 | 7:0 | Default 0x00 | Access: R/W |
| (2D96h) | | 7:5 | Reserved. | |
| | CH1_GRAPHIC_EC_BAND2 | 4:0 | Center frequency is 500Hz. | |
| | [4:0] | | Gain setting is the same as 0x | dBA. |
| 4Ch | REG2D98 | 7:0 | Default : 0x00 | Access: R/W |
| (2 <mark>0</mark> 98h) | - | 7:5 | Reserved. | |
| | CH1_GRAPHIC_EQ_BAND3 | 4:0 | Center frequency is 1.5KHz. | |
| | [4:0] | | Gain setting is the same as 0x | kBA. |
| 4Dh | REG2D9A | 7:0 | Default : 0x00 | Access : R/W |
| (2D9Ah) | - | 7:5 | Reserved. | |
| | CH1_GRAPHIC_EQ_BAND4 | 4:0 | Center frequency is 5KHz. | |
| | [4:0] | | Gain setting is the same as 0x | kBA. |
| 4Eh | REG2D9C | 7:0 | Default : 0x00 | Access : R/W |
| (2D9Ch) | - | 7:5 | Reserved. | |
| | CH1_GRAPHIC_EQ_BAND5 | 4:0 | Center frequency is 10KHz. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|---|---------------------|
| | [4:0] | | Gain setting is the same | as 0xBA. |
| 50h | REG2DA0 | 7:0 | Default : 0x00 | Access : R/W |
| (2DA0h) | CH2_SOFTMUTE | 7 | Software Mute Channel 2 0: Normal. 1: Mute. | 2. |
| | - | 6 | Reserved. | |
| | CH3_SOFTMUTE | 5 | Software Mute Channel 3 0: Normal. 1: Mute | 3. |
| | - | 4 | Reserved. | |
| | CH4_SOFTMUTE | 3 | Software Mute Channel 4 0: Normal. 1: Mute. | D. 18 |
| | - | 2.0 | Reserved. | |
| 51h | Lh REG2DA2 7:0 | | Default : 0x00 | Access : R/W |
| (2DA2h) | CH2_PRESCALE[7:0] | 7:0 | 7:0 Pre-scale value for channel 2 gain control. 00h: Off (mute) 19h: 0 dB (recommended) 7Fh: +14 dB (-0.13725 dB per step). | |
| 52h | REG2DA4 | 7:0 | Default : 0x00 | Access: R/W |
| (2DA4h) | CH3_PRESCALE[7:1] | 7:0 | Pre-scale value for channel 3 gain control. 00h: Off (mute). 191: 0 dB (recommended). | |
| | | | 7Fh: +14 dB (-0.13725 d | IB per step). |
| 53h | REG2DA6 | 7:0 | Default : 0x00 | Access : R/W |
| (2DA6h) | | | Pre-scale value for channooh: Off (mute) 19h: 0 dB (recommended) | nel 4 gain control. |
| | | | | |
| | | | 7Fh: +14 dB (-0.13725 d | IB per step). |
| 54h | REG2DA8 | 7:0 | Default : 0x00 | Access : R/W |



| AUDIO1 | Register (Bank = 2D) | | | |
|---------------------|----------------------------|------------|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | CH1_VOLUME_FRAC[2:0] | 6:4 | Fraction volume control of CH1 Gain setting = 0.125db * N (0-1) N = 000, 0db. N = 001, 0.125db. N = 010, 0.250db. N = 011, 0.375db. N = 100, 0.500db. N = 101, 0.625db. N = 111, 0.875db. N = 111, 0.875db. | |
| | - | 3:0 | R served. | |
| 56h (2DACh) | REG2DAC CH1_DAC_POWER_DOWN | 7:0 | DAC power down enable. 0: Normal mode. 1: Power down mode. | Access: R/W |
| | CH1_SWITCH_SOURCE | 6 | Channel switch. 0: Channel not switched. 1: Channel switched. | 0, |
| | CH2_DAC_POWER_DOWN | 5 | DAC power down enable 0: Normal mode. 1: Power down mode. | |
| | CH2_SWITCH_SOURCE | 4 | Channel switch. 0: Channel not switched. 1: Channel switched. | |
| | CH3_DAC_POWER_DOWN | 3 | DAC power down enable. O: Normal mode. 1: Power down mode. | |
| ٧(| CH3_SWITCH_SOURCE | 2 | Channel switch. 0: Channel not switched. 1: Channel switched. | |
| | CH4_DAC_POWER_DOWN | 1 | DAC power down enable. 0: Normal mode. 1: Power down mode. | |
| | CH4_SWITCH_SOURCE | 0 | Channel switch. 0: Channel not switched. 1: Channel switched. | |
| 57h | REG2DAE | 7:0 | Default : 0x00 | Access : R/W |



| AUDIO1 | Register (Bank = 2D) | | | | | |
|---------------------|------------------------|---|--|---------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2DAEh) | FM_RESERVED_REG[7:0] | 7:0 | For firmware application. | | | |
| 60h | REG2DC0 | 7:0 | Default : 0x00 | Access : RO | | |
| (2DC0h) | - | 7:5 | Reserved. | | | |
| | DSP_DAC_CURRENT[4:0] | 4:0 | Audio DAC Current Selection (| L/R/LFE). | | |
| | | | 0-0000: Minimum current. | | | |
| | | | | | | |
| | | | 1-1111: Maximum current. | | | |
| 61h | REG2DC2 | 7:0 | Default 1 0x00 | Access RO | | |
| (2DC2h) | DSP_FD230_CODE_VER[7: | 7:0 | DSP FD230 code version. | • | | |
| | 0] | | | | | |
| 64h REG2DC8 | | 7:0 | Default: 0x00 | Access : RO | | |
| (2DC8h) | 2DC8h) EN_AUDIO_L_VMID | | Enable control of L-channel Vr | | | |
| | | | 0: Power-down L-channel Vmid buffer. | | | |
| | | 1: Power-up L-channel Vmid buffer.6 Enable control of S-channel Vmid buffer. | | | | |
| | EN_AUDIO_S_VMID | 6 | 0: Power-down of S-channel Vi | | | |
| | | | 1: Power-up of S-channel Vmi | | | |
| | EN_AUDIO_R_BUFFER | 5 | Enable control of R-channel O | • | | |
| | EN_NOTIO_N_DITTER | | 0: Power-down R-channel Out | · · | | |
| | | | 1: Power-up R-channel Output | t buffer. | | |
| | EN_AUDIO_L_BUFFER | 4 | Enable control of L-channel O | utput buffer. | | |
| | | | 0: Power-down Lehannel Out | | | |
| | | | 1: Power-up L-channel Output | buffer. | | |
| 12 | EN_AUDIO_S_BUFFER | 3 | Enable control of LFE-channel | | | |
| | | | 0: Power-down LFE-channel C | • | | |
| | EN LIDTO VIDEE | | 1: Power-up LFE-channel Outp | | | |
| | EN_AUDIO_VREF | 2 | Enable control of Vref generat 0: Power-down Vref generator | | | |
| | | | 1: Power-up Vref generator. | • | | |
| | EN_AUDIO_VREP_BIAS | 1 | Enable control of bias current | generator | | |
| | | • | 0: Power-down bias current go | - | | |
| | | | 1: Power-up bias current gene | | | |
| | EN_AUDIO_BANDGAP | 0 | Enable control of audio bandgap. | | | |
| | | | 0: Power-down audio bandgap | • | | |
| | | | 1: Power-up audio bandgap. | T | | |
| 65h | REG2DCA | 7:0 | Default: 0x00 | Access : RO | | |



| AUDIO1 | Register (Bank = 2D) | | | |
|---------------------|------------------------------|-----|---|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2DCAh) | - | 7:5 | Reserved. | |
| | EN_AUDIO_I_REF | 4 | Enable control of audio current of: Power-down audio current of: Power-up audio current minutes audio current | mirror. |
| | - | 3:2 | Reserved. | |
| | EN_AUDIO_DAC_BIAS | 1 | Enable control of audio DAC bi 0: Power-down audio DAC bias 1: Power-up audio DAC bias ci | s circuit. |
| | EN_AUDIO_R_VMID | 0 | Enable control of R-channel Vr 0; Power-down R-channel Vmi 1. Power-up R-channel Vmid b | d buffer. |
| 67h | REG2DCE | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2DCEh) | CH1_DWA_RST | | Reset DWA. 0: Normal: 1: DWA outputs all ZERO to ar | nalog. |
| | CH1_DAC_CLK_ENABLE | 6 | DAC clock gate. 0: Normal. 1: Enable DAC clock. | |
| | CH1_FORCE_2ND_ORDER | 5 | Modulator Order. 0: 1st Order. 1: 2nd Order. | |
| | CH1_DAC_MODULATOR_E NABLE | 4 | DAC modulation enable. 0: Enable. 1: Disable. | |
| | CH2_DWA_R\$1 | 3 | Reset DWA. 0: Normal. 1. DWA outputs all ZERO to ar | nalog. |
| K | CH2_DAC_CLK_ENABLE | 2 | DAC clock gate. 0: Normal. 1: Enable DAC clock. | |
| | CH2_FORCE_2Nb_ORDER | 1 | Modulator Order. 0: 1st Order. 1: 2nd Order. | |
| | CH2_DAC_MODULATOR_E NABLE | 0 | DAC modulation enable. 0: Enable. 1: Disable. | |
| 68h | REG2DD0 | 7:0 | Default : 0x00 | Access : RO, R/W |



| AUDIO1 | Register (Bank = 2D) | | | | |
|---------------------|------------------------------|-----|---|----------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (2DD0h) | CH3_DWA_RST | 7 | Reset DWA. 0: Normal. 1: DWA outputs all ZERO to analog. | | |
| | CH3_DAC_CLK_ENABLE | 6 | DAC clock gate. 0: Normal. 1: Enable DAC clock. | ×9. | |
| | CH3_FORCE_2ND_ORDER | 5 | Modulator Order. 0: 1st Order. 1: 2nd Order. | | |
| | CH3_DAC_MODULATOR_E NABLE | 4 | DAC modulation enable. 0: Enable. 1: Disable. | 1 | |
| | CH4_DWA_RST | 3 | Reset DWA. 0: Normal. 1: DWA outputs all ZERO to analog. | (1), | |
| - | CH4_DAC_CLK_ENABLE | 2 | DAC clock gate, 0: Normal, 1: Enable DAC clock. | | |
| | CH4_FORCE_2ND_ORDER | 5 | Mødulator Order. 0: 1st Order. 1: 2nd Order. | | |
| | CH4_DAC_MODULATOR_E NABLE | | DAC modulation enable. 0: Enable. 1: Disable. | | |
| 'Oh | REG2DE0 | 7:0 | Default : 0x00 Access : I | R/W | |
| 2DEOh) | AUD_RST_MAD | 7 | Reset MPEG Audio Decoder Module. Normal. Software reset MAD module. | | |
| K | AUD DIS_DMA | 6 | Disable MIU DMA request. 0: Normal. 1: Disable (stop accessing DRAM). | | |
| | AUD_CLR_/IFO_STA | 5 | Clear ES/PCMI/PCMO FIFO Status (combin 0: Normal. 1: Clear. | ned with DSP). | |
| | AUD_SEL | 4 | 0: MPEG. 1: AC3. | | |
| | - | 3:1 | Reserved. | | |



| AUDIO1 | Register (Bank = 2D) | | | |
|---------------------|-----------------------|-----|--|---------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | AUD_MADBASE_SEL | 0 | MCU sets this bit to identify who configure MAD_OFFSET_BASE 0: MCU. 1: DSP. | |
| 70h | REG2DE1 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2DE1h) | CTRL_15 | 7 | ES1_MLINK_MODE, Malink allo | ows for modification of |
| | CTRL_14 | 6 | ES2_MLINK_MODE, M-link allo ES2_CNT. | ows for modification of |
| | CTRL_13 | 5 | MCU1_ES1_MODE, MCU1 allow | vs for modification of ES1_CNT. |
| | CTRL_12 | 4 | MCU2 ES2_MODE, MCU2 allows for modification of E | |
| | AUD_ES1R_STA | 3 | ESTR channel status. 0: Idle. 1: Ongoing | |
| | AUD_MASK_ES1R | 2 | CPU mask DSP doing ES1R. 0: Normal. 1: Mask ES1R. | 0, |
| | AUD_RST_PAS | 1 | MIPS reset Audio PAS. 0: Normal. 1: Software reset Audio PAS. Select interrupt P10[7] interrupt source. 0: Stream type change. 1: SAR detect. | |
| | AUD_SEL_INTR | 0 | | |
| 71h | REG2DE2 | 7:0 | Default : 0x00 | Access : R/W |
| (2DE2h) | - | 7:1 | Reserved. | |
| | STR_TYPE | 0 | DVB audio stream type, to DSI | P |
| 72h | REG2DE4 | 7:0 | Default : 0x00 | Access : R/W |
| (2DE4h) | MAD_OFFSET_BASE[7:0] | 7:0 | MAD memory (including ES, SIF and PCM) buffer base[31:16]. | |
| 72h | REG2DE5 | 7:0 | Default : 0x00 | Access : R/W |
| (2DE5h) | MAD_OFFSET_BASE[15:8] | 7:0 | See description of '2DE4h'. | |
| 73h | REG2DE6 | 7:0 | Default : 0x00 | Access : R/W |
| (2DE6h) | MBASE[7:0] | 7:0 | Indirect configuration memory Must set MEM_CFG first. | buffer base[23:16]. |
| 74h | REG2DE8 | 7:0 | Default : 0xFF | Access : R/W |



| AUDIO1 | Register (Bank = 2D) | | |
|---|----------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| (2DE8h) | MSIZE_H[7:0] | 7:0 | Indirect configuration memory buffer end [15:8]. Must set MEM_CFG first. Memory buffer end [7:0] = 0xff. Actual buffer size = MSIZE + 1. |
| 75h | REG2DEA | 7:0 | Default: 0x00 Access: R/W |
| (2DEAh) | - | 7:3 | Reserved. |
| | MEM_CFG[2:0] | 2:0 | Indirect configured 0x03 and 0x04 memory space. 000: SIF-ch1 memory configuration. 001 = SIF-ch2 memory configuration. 010: ES-ch1 memory configuration. 011 ES-ch2 memory configuration. 100: PCM-ch1 memory configuration. 101: PCM-ch2 memory configuration. 11x: DSP data memory configuration. |
| 76h | REG2DEC | 7.0 | Default : UxFF Access R/W |
| 76h (2DECh) REG2DEC P_AUD_OUT_MODE[1:0] | | 7:6 | DVB audio PCM output mode. 00: Stereo. 01: Left Channel. 10: Right Channel. 11: Mute. |
| _ (| P_AUD_TYPE | 5 | 1: Free run. 0: AV sync |
| | P_AUD_MODE_CMD[4:0] | 4:0 | System command. 0-0000: Stop (mute). 0-0001: Play. 0-0010: Play file (MHEG5/MP3). Others: Reserved. |
| 77h | REG2DEE | 7:0 | Default: 0x00 Access: R/W |
| (2DEEh) | - | 7.6 | Reserved. |
| | DSPDMA_CMD_STA | 5 | Command/Status. 0: Idle/Finish. 1: Assert to start DMA, auto-clear when work is finished. |
| | DSPDMA_CLR_CNT | 4 | Clear memory counter. Clear read/write pointer. Update DMA address to base address. |
| | DSPDMA_SET_PRIORITY | 3 | MIU Priority. 0: Low priority. |



| AUDIO1 | Register (Bank = 2D) | | |
|---------------------|------------------------------|-----|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 1: High priority. |
| | DSPDMA_WIDTH_SEL | 2 | Data width. 0: 16 bits. 1: 24 bits. |
| | DSPDMA_BURST_LENGTH[1:0] | 1:0 | Burst length. 00: Reserved. 01: 2 * 64 hits. 10: 3 * 64 hits. 11: 6 * 64 bits. In 24 bit mode, it must align to 3 burst length. |
| 78h | REG2DF0 | 7:0 | Default: 0x00 Access: R/W |
| (2DF0h) | DSPDMA_MIU_ADDR[7:0] | 7: | MIU start address for DMA transfer. Auto-increasing when DMA is working. Auto-wrap to base address when counting to end address. |
| 78h | REG2DF1 | 7:0 | Default: 0x00 Access R/W |
| (2DF1h) | DSPDMA_MIU_ADDR[15:8] | 7:0 | See description of '2DF0h'. |
| 79h | REG2DF2 | 7:0 | Default: 0x00 Access: R/W |
| (2DF2h) | DSPDMA_DSP_ADDR[7:0] | /:0 | IDMA address IAD. |
| 79h | REG2DF3 | 7:0 | Default: 0x00 Access: R/W |
| (2DF3h) | DSPDMA_DSP_RW | 7 | DSP IDMA read/write DRAM. 0: Read: 1: Write. |
| | DSPDMA_DSP_MEM_SEL | 6 | DSP IDMA start address for DMA transfer. Auto-increasing when DMA is working. C. Select PM / CM. 1: Select DM. |
| | DSPDMA_DSP_ADDR[13:8] | 5:0 | See description of '2DF2h'. |
| 7Ah 📞 🕻 | REC 2DF4 | 7.0 | Default : 0x00 Access : R/W |
| (2DF4h) | DSPDMA_DMA_SIZE[7:0] | 7:0 | DMA transfer size in unit of 128 bits. It must align to burst length. |
| 7Ah | REG2DF5 | 7:0 | Default : 0x00 Access : R/W |
| (2DF5h) | - | 7:4 | Reserved. |
| | DSPDMA_DMA_SIZE[11:8] | 3:0 | See description of '2DF4h'. |
| 7Bh | REG2DF6 | 7:0 | Default : 0x00 Access : R/W |
| (2DF6h) | - | 7:2 | Reserved. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-------------------|--|-------------------------|
| | DSPDMA_CFG[1:0] | 1:0 | 0x58F7 ~ 0x58FA configuration: DMA1. 01: DMA2. 10: DMA3. 11: DMA4. | tion. |
| 7Ch | REG2DF8 | 7:0 | Default : 0x00 | Access : R/W |
| (2DF8h) | ES1_CNT[7:0] | 7:0 | Allow CPU to control ES1 MI Steps are as follows: 1: Mask DSP ES1 read (AUD | |
| 7Ch | REG2DF9 | 7.0 | Default : 0x00 | Access : I/W |
| (2DF9h) | ES1_CNT[15:8] | 7.0 | See description of '2DF8h'. | |
| 7Dh (2DFAh) | REG2DFA - AD_CFG[2:0] | 7:0 7:5 4:2 | Default: 0x00 Reserved. Indirect access select. 0: AD_BUF_BASE[23:8]. 1: AD_BUF_BASE[7:0]. 2: AD_BUF_SIZE[15:0]. 3: AD_SUB_ES2_CNT[7:0]. 4: AD_ADD_AD_CNT[7:0]. | Access : R/W |
| M. | ES2_CNT_MASK | 1 | MIPS read ES2_CNT, must be meta-stable issue. | e masked first to avoid |
|) ' | AD_MODE | 0 | Audio Description Mode Ena | ble. |
| Eh | REG2DFC | 7:0 | Default : 0x00 | Access : R/W |
| (2DFCh) | INDIR_WR_DATA[7:0] | 7:0 | Indirect Write Data when writing OP, or. Indirect Read Data when reading OP. | |
| 7Eh | REG2DFD | 7:0 | Default : 0x00 | Access : R/W |
| (2DFDh) | INDIR_WR_DATA[15:8] | 7:0 | See description of '2DFCh'. | |
| | REG2DFE | 7:0 | Default : 0x00 | Access : RO |
| | | | | |
| 7Fh (2DFEh) | ES2_CNT[7:0] | 7:0 | ES2_CNT for AD mode. | |



Scaler 1 Register (Bank = 2F)

GOP_INT Register (Bank = 2F, Sub-Bank = 00)

| GOP_INT | Register (Bank = 2F | , Sub-Ban | k =00) | | | |
|---------------------|---------------------|-----------|---|-----------------------------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2F00h) | SC_RIU_BANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Int 01: Register of IP1 Main 02: Register of IP2 Main 03: Register of IP1 Sub 04: Register of IP2 Sub 05: Register of OPM. 06: Register of DNR. | n Window. n Window. Window. | | |
| | | | OA: Reserved. OC: Register of SNR | | | |
| | | | 0F: Register of S_VOP. | | | |
| | | | 10: Register of VOP. 12: Register of SCMI. | \mathbf{O}^* | | |
| | | | 18. Register of ACE. 19: Register of PEAKING | | | |
| | | | 1A Register of DLC | 7 | | |
| | | 1 | 20: Register of OP1 TC | P. | | |
| | | | 21: Register of ELA. | | | |
| | | | 22: Register of TDDI. | | | |
| | | | 23: Register of HVSP. | | | |
| | | | 24: Register of PAFRC. | | | |
| | | | 25: Register of xVYCC. 26: Register of DMS. | | | |
| 7 | | | 27: Register of ACE2. | | | |
| 01h | REC2F02 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2F02h) | - | 7:3 | Reserved. | | | |
| X | OBI_VS | 2 | Double buffer load by V | /sync. | | |
| | DBL_M | 1 | Double buffer load by n | nanual. | | |
| | DBC_EN | 0 | Double buffer enable. | | | |
| 02h | REG2F04 | 7:0 | Default: 0x00 | Access : R/W | | |
| (2F04h) | SWRST1[7:0] | 7:0 | Reset control. SWRST1[7]: OSCCLK do SWRST1[6]: FCLK doma SWRST1[5]:. SWRST1[4]: IP, include | ain. | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|-----|---|--------------|
| - | | | SWRST1[3]: OP include SWRST1[2]: IP_F2. SWRST1[1]: IP_F1. SWRST1[0]: All engine | |
| 03h | REG2F06 | 7:0 | Default : 0x00 | Access : R/V |
| (2F06h) | - | 7:2 | Reserved. | |
| | PDMD[1:0] | 1:0 | PowerDown mode:. 01: IDCLK. Others: IDCLK and OE | OCLK. |
| 04h | REG2F08 | 7:0 | Default : 0x00 | Access : R/W |
| (2F08h) | - | 7:2 | Reserved. | |
| | VSINT_EDGE | 1 | OP2 VS INT Edge. 1: Tailing. 0:Neading. | |
| | IPVSINT_EDGE | 0 | IP VS INT Edge. 1. Talling. | 0, |
| 04h | REG2F09 | 7:0 | 0: Leading. Default: 0x00 | Access : R/W |
| (2F09h) | | 1 | Reserved | |
| | CHG_HMD | | CHG_HMD: H Change 0: Only in Leading/Tai 1: Every Line Gen INT | |
| 0.5h | REG2F0 | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Ah) | IP_SYNC_TO_GOP_SEL[1 | :0] | Sync signal to GOP se 01: IP channel 1. 10: IP channel 2. | lect. |
| | GOP2IP_EN | 5 | GOP blending to IP en | nable. |
| \$ | | 4:0 | Reserved. | |
| 05h | REG2F0B | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Bh) | - | 7:6 | Reserved. | |
| | GOP2IP_DATA_SEL[1:0] | 5:4 | Select GOP source for 01: GOP 1. 10: GOP 2. | IP. |
| | - | 3:0 | Reserved. | |
| 06h | REG2F0D | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Dh) | COP_EN | 7 | Enable cop for VOP2. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------------|-----|---|--------------|
| | GOP2_EN | 6 | Enable GOP_2 for VOP2. | |
| | GOP1_EN | 5 | Enable GOP_1 for VOP2. | |
| | - | 4:0 | Reserved. | • |
| Eh | REG2F1C | 7:0 | Default : 0x00 | Access : R/W |
| 2F1Ch) | - | 7:5 | Reserved | X C |
| | TST_MUX_SEL[4:0] | 4:0 | Test mux selection | |
| .0h | REG2F20 | 7:0 | Default: 0x00 | Access : RO |
| 2F20h) | IRQ_FINAL_STATUS_7_0[7:0] | 7:0 | The final status of interrupt | in SC_TOP. |
| | | | DF7]: Vtt_CHG_INT_F1. | A |
| | | | O[6]. Vtt_LOSE_IN7_F2 | • • |
| | | | D[5]: VSINT. D[4]: TUNE_FAIL_PA | |
| | X | | D[3]: N/A. | |
| | | | D[2]: N/A. | |
| | | | D[1]: N/A. | ¥ |
| | • | | D[0]. N/A | |
| L O h | REG2F21 | 7:0 | Default : 0x00 | Access : RO |
| 2F21h) | IRQ_FINAL_STATUS_15_8[7:0] | 7:0 | The final status of interrupt | in SC_TOP. |
| | | | D[7]: IPHCs_DET_INT_F1. | |
| | 1 1-X | | D[6]: IPHCs_DET_INT_F2. | |
| | U . X-1 | | D[5]. IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. | |
| | | | D[3]: Jitter_INT_F1. | |
| | | | D[2]: Jitter_INT_F2. | |
| | | | D[1]: VS_LOSE_INT_F1. | |
| | 1 1 | | D[0]: VS_LOSE_INT_F2. | Г |
| .1h | REG2F22 | 7:0 | Default : 0x00 | Access : RO |
| 2F22h) | IRQ_FINAL_STATUS_23_16[7:0] | 7:0 | The final status of interrupt | |
| | | | D[7]: DVI_CK_LOSE_INT_F1 | |
| | X | | D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. | <u>'.</u> |
| | | | IDIDICID LOOP INT IT. | |
| | | | | |
| | | | D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. | |
| | | | D[4]: HS_LOSE_INT_F2. | |
| | | | D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. | |



| Index | Mnemonic | Bit | Description | |
|-----------------------|-----------------------------|-----|--|--------------|
| (Absolute) | | | | |
| (2F23h) | IRQ_FINAL_STATUS_31_24[7:0] | 7:0 | The final status of interrupt | in SC_TOP. |
| | | | D[7]: ATG_READY_INT_F1. | |
| | | | D[6]: ATG_READY_INT_F2. | A |
| | | | D[5]: ATP_READY_INT_F1. | |
| | | | D[4]: ATP_READY_INT_F2. | |
| | | | D[3]: ATS_READY_INT_F1. | |
| | | | D[2]: ATS_READY_IMT_F2. | |
| | | | D[1]: CSOC_INT_F1. | |
| | DE00504 | | D[0]: CSOG_INT_F2. | D //4 |
| L2h (2F24h) | REG2F24 | 7:0 | Default : 0x00 | Access : R/W |
| (ZFZ 4 II) | IRQ_CLEAR_7_0[7:0] | 7:0 | Clear interrupt for. | * ' |
| | | | D[7]: Vtt_CHG_INT_F1. | |
| | | | D[6]: Vtt_LOSt_INT_F2. D[5]: VSINT. | |
| | | | DM: Tune_fail_p. | |
| | | | D[3]: N/A. | |
| | | | D[2] N/A | |
| | | | D[1]: N/A. | |
| | | | D[0]: N/A. | |
| 12h | REG2F25 | 7:0 | Default : 0x00 | Access : R/W |
| (2F25h) | IRQ_CLEAR_15_8[7:0] | 7.0 | Clear interrupt for. | - |
| | 1 - X | | D[7] IPHCs_DET_INT_F1. | |
| | | | D[6]: IPHCs_DET_INT_F2. | |
| | | | D[5]: IPVS_SB_INT_F1. | |
| | | | D[4]: IPVS_SB_INT_F2. | |
| | | | D[3]: Jitter_INT_F1. | |
| | | | D[2]: Jitter_INT_F2. | |
| | | | D[1]: VS_LOSE_INT_F1. | |
| | | | D[0]: VS_LOSE_INT_F2. | T |
| 13h | REG 2F26 | 7:0 | Default : 0x00 | Access: R/W |
| (2F26h) | IRQ_CLEAR_28_16[7:0] | 7:0 | Clear interrupt for. | |
| | | | D[7]: DVI_CK_LOSE_INT_F1 | |
| | | | D[6]: DVI_CK_LOSE_INT_F2 | <u>2</u> . |
| | | | D[5]: HS_LOSE_INT_F1. | |
| | | | D[4]: HS_LOSE_INT_F2. | |
| | | | D[3]: Htt_CHG_INT_F1. | |
| | | | D[2]: Htt_CHG_INT_F2. | |
| | | | D[1]: IPHCs1_DET_INT_F1. | |
| | | | D[0]: IPHCs1_DET_INT_F2. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|----------|--|---------------|
| 13h | REG2F27 | 7:0 | Default : 0x00 | Access : R/W |
| (2F27h) | IRQ_CLEAR_31_24[7:0] | 7:0 | Clear interrupt for. | |
| | | | D[7]: ATG_READY_INT_F1 | |
| | | | D[6]: ATG_READY_INT_F2 | |
| | | | D[5]: ATP_READY_INT_F1. | |
| | | | D[4]: ATP_READY_INT_F2. | |
| | | | D[3]: ATS_READY_INT_F1. | |
| | | | D[2]: AŤŠ_READY_INT_F2. D[4]: CSOG_INT_F1. | |
| | | | D[0]: CSOG_INT_F2. | • |
| L4h | REG2F28 | 7:0 | Default : 0xFF | Access : R/W |
| 2F28h) | IRQ_MASK_7_0[7:0] | 7:0 | Mask IRQ. | Access 1 K/ W |
| | INQ_NASK_7_0[7.0] | 7.0 | D[7]: Vtt_CHG_INT_F1. | |
| | × | | D[6]: Vtt_LOSE_INT_F2. | |
| | | | D[S]: VSINT. | |
| | | | D[4]: Tune_fail_p. | · · |
| | | | D[3]: N/A. | |
| | | | D[2]: N/A. | |
| | | | D[1]: N/A. | |
| | | 1 | D[0]: N/A. | T |
| L4h | REG2F29 | 7.0 | Default : UxFF | Access : R/W |
| (2F29h) | IRQ_MASK_15_8[7:0] | 7:0 | Mask IRQ. | |
| | | | D[7]: IPACS DET_INT_F1. | |
| | | | D[6]: IPHCs_DET_INT_F2. D[5]: IPVS_SB_INT_F1. | |
| | | | D[4]: IPVS_SB_INT_F2. | |
| | | | D[3]: Jitter_INT_F1. | |
| | | | D[2]: Jitter_INT_F2. | |
| | | \ | D[1]: VS_LOSE_INT_F1. | |
| | | | D[0]: VS_LOSE_INT_F2. | |
| L5h | REG2F2A | 7:0 | Default : 0xFF | Access : R/W |
| 2F2Ah) | IRQ_MASK_23_15[7:0] | 7:0 | Mask IRQ. | |
| | | | D[7]: DVI_CK_LOSE_INT_F | |
| | | | D[6]: DVI_CK_LOSE_INT_F | -2. |
| | | | D[5]: HS_LOSE_INT_F1. | |
| | | | D[4]: HS_LOSE_INT_F2. | |
| | | | D[3]: Htt_CHG_INT_F1. | |
| | | | D[2]: Htt_CHG_INT_F2. D[1]: IPHCs1_DET_INT_F1 | |



| GOP_INT Register (Bank = 2F, Sub-Bank =00) | | | | |
|--|----------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | D[0]: IPHCs1_DET_INT_F2. | . |
| .5h | REG2F2B | 7:0 | Default : 0xFF | Access : R/W |
| (2F2Bh) | IRQ_MASK_31_24[7:0] | 7:0 | Mask IRQ. D[7]: ATG_READY_INT_F1. D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. D[4]: ATK_READY_INT_F2. D[3]: ATS_READY_INT_F1. D[2]: ATS_READY_INT_F2. D[1]: CSOG_INT_F1. | 1,0 |
| .6h | REG2F2C | 7:0 | Default: 0x00 | Access : R/W |
| 2F2Ch) | IRQ_FORCE_7_0[7:0] | | Force a fake interrupt. D[7]: Vtt_CHG_INT_F1. D[6]: Vtt_LOSE_INT_F2. D[5]: VSINT. D[4]: Tune_fail_p. D[3]: N/A. D[2]: N/A. D[1]: N/A. D[0]: N/A. | |
| .6h | REG2F2D | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Dh) | IRQ_FORCE_15_8[7:0] | 7:0 | Force a fake interrupt. D[7]: IPHCs_DET_INT_F1. D[6]: IPHCs_DET_INT_F2. D[5]: IPVS_SB_INT_F1. D[4]: IPVS_SB_INT_F2. D[3]: Jitter_INT_F1. D[2]: Jitter_INT_F2. D[1]: VS_LOSE_INT_F1. D[0]: VS_LOSE_INT_F2. | |
| .7h | REG2F2E | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Eh) | IRQ_10R0E_23_16[7:0] | 7:0 | Force a fake interrupt. D[7]: DVI_CK_LOSE_INT_F1 D[6]: DVI_CK_LOSE_INT_F2 D[5]: HS_LOSE_INT_F1. D[4]: HS_LOSE_INT_F2. D[3]: Htt_CHG_INT_F1. | |



| index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------------|---------|---|--------------|
| | | | D[2]: Htt_CHG_INT_F2. | |
| | | | D[1]: IPHCs1_DET_INT_F1. | |
| | | | D[0]: IPHCs1_DET_INT_F2. | |
| L7h | REG2F2F | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Fh) | IRQ_FORCE_31_24[7:0] | 7:0 | Force a fake interrupt. | |
| | | | D[7]: ATG_READY_INT_F1. | |
| | | | D[6]: ATG_READY_INT_F2. | |
| | | | D[5]: ATP_READY_INT_F1. | |
| | | | D[4]: ATP_READY_INT_F2. | |
| | | | DB]: ATS_READY_INT_F1. | A |
| | | | D[2] ATS_READY_INT_F2. | * |
| | • | | D[1]: CSOG_INT_F1. | |
| | | | D[0]: CSOG_INT_F2 | |
| l8h | REG2F30 | 7:0 | Default : 0x00 | Access : RO |
| 2F30h) | IRQ_RAW_STATUS_7_0[7:0] | 7:0 | The raw status of interrupt | ource. |
| | | | D[7]: Vit_CHG_INT_F1. | |
| | | | D[6]: Vtt_LOSE_INT_F2. | |
| | | | D[5]: VSINT. | |
| | | $\pm Y$ | D[4]: Tune_fail_p. | |
| | | | D[3]: N/A. | |
| | 1 1 X | | D[2]: N/A. D[1]: N/A. | |
| | U X | | D[0]: N/A. | |
| 8h | REG2F31 | 7:0 | Default : 0x00 | Access : RO |
| 2F31h) | IRQ_RAW_STATUS_15_8[7:0] | 7:0 | The raw status of interrupt | source. |
| | | | D[7]: IPHCs_DET_INT_F1. | |
| | | \C | D[6]: IPHCs_DET_INT_F2. | |
| - | | | D[5]: IPVS_SB_INT_F1. | |
| | | | D[4]: IPVS_SB_INT_F2. | |
| X | | | D[3]: Jitter_INT_F1. | |
| | V | | D[2]: Jitter_INT_F2. | |
| | | | D[1]: VS_LOSE_INT_F1. | |
| | | | D[0]: VS_LOSE_INT_F2. | T |
| 9h | REG2F32 | 7:0 | Default : 0x00 | Access : RO |
| フ E2.フドノ | | 7:0 | The raw status of interrupt | courco |
| 2F32h) | IRQ_RAW_STATUS_23_16[7:0] | 7.0 | · | |
| 2F32h) | IRQ_RAW_STATUS_23_16[7:0] | 7.0 | D[7]: DVI_CK_LOSE_INT_F D[6]: DVI_CK_LOSE_INT_F | 1. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------------|---------------------------|-----|---|-------------|
| | | | D[4]: HS_LOSE_INT_F2. | |
| | | | D[3]: Htt_CHG_INT_F1. | |
| | | | D[2]: Htt_CHG_INT_F2. | A |
| | | | D[1]: IPHCs1_DET_INT_F1. | |
| | | | D[0]: IPHCs1_DET_INT_F2. | |
| L9h | REG2F33 | 7:0 | Default 90x00 | Access : RO |
| (2F33h) | IRQ_RAW_STATUS_31_24[7:0] | 7:0 | The raw status of interrupt s | source. |
| | | | D[7]: ATG_READY_INT_F1. | |
| | | | D[6]: ATG_READY_INT_F2. D[5]: ATP_READY_INT_F1. | • |
| | | | D[4] ATP_READY_INT_F2. | . 1 |
| | | | D[3]: ATS_READY_INT_F1. | |
| | | | D[2]: ATS_READY_INT_F2. | |
| | | | D[1]: CSOG_INT_F1. | |
| | | | D[0]: CSOG_INT_F2. | |
| 20h | REG2F40 | 7:0 | Default : 0x00 | Access : RO |
| (2F40h) | BIST_FAIL_0[7:0] | 7:0 | BIST fail status for LBI. | |
| 20h | REG2F41 | 7:0 | Default : 0x00 | Access : RO |
| (2F41h) | | 7:3 | Reserved. | |
| | BIST_FAIL_0[10:8] | 2:0 | See description of '2F40h'. | |
| 21h | REG2F42 | 7:0 | Default : 0x00 | Access : RO |
| (2F4 <mark>2h</mark>) | | 7 | Reserved. | |
| | BIST_FAIL_1[6:0] | 6:0 | BIST fail status for OP1. | |
| 22h | REG2F44 | 7:0 | Default : 0x00 | Access : RO |
| (2F44h) | BIST_FAIL_2[7:0] | 7:0 | BIST fail status for VOP, VIP | |
| 22h | REG2F45 | 7:0 | Default : 0x00 | Access : RO |
| (2F45h) | | 7:5 | Reserved. | |
| X | BIS7_FAIL_2[12:8] | 4:0 | See description of '2F44h'. | T |
| 23h | REG2F46 | 7:0 | Default : 0x00 | Access : RO |
| (2F46h) | BIST_FAIL 3[7:0] | 7:0 | BIST fail status for SCF. | T |
| 23h | REG2F47 | 7:0 | Default : 0x00 | Access : RO |
| (2F47h) | - | 7:1 | Reserved. | |
| | BIST_FAIL_3[8] | 0 | See description of '2F46h'. | T |
| 24h | REG2F48 | 7:0 | Default : 0x00 | Access : RO |
| (2F48h) | BIST_FAIL_4[7:0] | 7:0 | BIST fail status for OD. | |



| GOP_INT | GOP_INT Register (Bank = 2F, Sub-Bank =00) | | | | | |
|---------------------|--|-----|-----------------------------|-------------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 24h | REG2F49 | 7:0 | Default : 0x00 | Access : RO | | |
| (2F49h) | - | 7:6 | Reserved. | | | |
| | BIST_FAIL_4[13:8] | 5:0 | See description of '2F48h'. | • | | |
| 33h | REG2F66 | 7:0 | Default : 0xE1 | Access : R/W | | |
| (2F66h) | WDT_VSEL[3:0] | 7:4 | Vsync lose watch dog timer | flag select | | |
| | WDT_HSEL[3:0] | 3:0 | Hsync lose watch dog timer | flag select. | | |
| 33h | REG2F67 | 7:0 | Default: 0x00 | Access : R/W | | |
| (2F67h) | - | 7:1 | Reserved. | | | |
| | WDT_EN | 0 | HW sync lose watch dog tim | ner count enable. | | |



IP1_M Register (Bank = 2F, Sub-Bank = 01)

| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|---------------------|-----|---|--------------|--|
|)0h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 07: Register of SNR. 07: Register of SNR. 07: Register of SVOR. 10: Register of VOP. 12: Register of SCMI. 18: Register of ACE. 19: Register of DLC. 20: Register of OP1_TOP 21: Register of ELA. 22: Register of TDD1. | | |
| | | | 23: Register of NVSP.24: Register of PAFRC.25: Register of xVYCC.26: Register of DMS.2x: Register of ACE2. | | |
| Oh | REG2F00 | 7.0 | Default : 0x00 | Access : R/W | |



| Index | Register (Bank = 2F, Sub Mnemonic | Bit | _ | |
|---------------------|--------------------------------------|-----|---|--|
| inaex (Absolute) | | BIT | Description | |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Win 02: Register of IP2 Main Win 03: Register of IP1 Sub Winc 04: Register of IP2 Sub Winc 05: Register of OPM 06: Register of OPM 06: Register of DNR 0A: Reserved 0C: Register of SNR 0F: Register of SNR 0F: Register of SOMI 10: Register of VOP 11: Register of ACE 19: Register of ACE 19: Register of DLC 20: Register of DLC 21: Register of DLC 21: Register of TDDI 21: Register of TDDI 21: Register of TDDI 23: Register of PAFRC 25: Register of DMS 27: Register of DMS 27: Register of DMS 27: Register of ACE2 | dow. dow. |
|)2h | REG2F04 | 7:0 | Default : 0x83 | Access : R/W |
| (2F)4h) | NO_SIGNAL | 7 | Input source enable. 1. Enable. 2. Disable; output is free-run | <u>, </u> |
| 8 | AUTO_DETSRC[1:0] | 6:5 | Input Sync Type. 00: Auto detected. 01: Input is separated HSYN 10: Input is Composite sync. 11: Input is sync-on-green (\$\frac{9}{2}\$ | |
| | COMP_SRC | 4 | CSYNC/SOG select (only used 0: CSYNC. 1: SOG. | ful when STYPE = 00). |
| | CSC_EN | 3 | Input CSC function. 0: Disable (RGB -> RGB, defal: Enable (RGB -> YCbCr). | ault). |



| Index (Absolute) | egister (Bank = 2F, Si Mnemonic | Bit | Description |
|---------------------|------------------------------------|-----|---|
| | SOURCE_SELECT[2:0] | 2:0 | Input Source Select. 000: Analog 1. 001: Analog 2. 010: Analog 3. 011: DVI. 100: Video 101: HDTV. 111: HDMI. |
| 02h | REG2F05 | 7:0 | Default: 0x00 Access: R/W |
| (2F05h) | FVDO_DIVSEL | 7 | Force Input Clock Divide Function. O. Disable (Auto selected by h/W, used when input is video, derault). 1: Enable (use 02h[14:12] as divider). |
| | - | 6 | Reserved. |
| | VD_PORT_SEL | 5 | External VD Port. 0: Port 0. 1: Port 1. |
| | VD_ITU | 4 | VD ITU656 out, and Digital In for scaler. |
| | VDEXT_SYNMD | 3 | External VD Using Sync. 0: Sync is Generated from Data Internally. 1: Sync from External Source. |
| | YCBCR_EN | 2 | Input Source is YPbPr Fromat. |
| | VIDEO_SELECT[1:0] | 1:0 | Video Port Select. 00: External 8/10 bits video port. 01: Internal video decoder mode A. 10: External 16/20 bits video port. 11: Internal video decoder mode B. |
| 03h | REG2F06 | 7:0 | Default: 0x18 Access: R/W |
| (2F06h) | DIRECT_DE | 7 | Digital Input Horizontal Sample Range. 0: Use DE as sample range, only V position can be adjusted. 1: Use SPRHST and SPRHDC as sample range, both H and V position can be adjusted. |
| | DE_ONLY_ON | 6 | DE Only. HSYNC and VSYNC are ignored. 0: Disable. 1: Enable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|--|--|
| | VS_DLYMD | 5 | Input VSYNC Delay select. 0: Delay 1/4 input HSYNC. 1: No delay. | |
| | HS_REFEG | 4 | Input HSYNC reference edge select. 0: From HSYNC leading edge. 1: From HSYNC tailing edge. | |
| | VS_REFEG | 3 | Input VSYNC reference edge select. 0: From VSYNC leading edge. 1: From VSYNC tailing edge. | |
| | EXTEND_EARLY_LN | 2 | Early Sample Line Select. 1: 16 lines. | |
| | VWRAP | 1 | Input image Vertical Wrap. 0: Disable. 1: Enable. | |
| | HWRAP | 0 | Input image Horizontal wrap. 0: Disable 1: Enable. | |
|)3h | REG2F07 | 7:0 | Default: 0x80 Access: R/W | |
| 2F07h) | FRCV | | Source Sync Enable. 1: Display will adaptive follow the Source. If Display Select this source. 0: Display Free Run. If Display Select this source. | |
|) % | AUTO_UNLOCK | 6 | Auto Lost Sync Detect Enable. When Mode Change,. The Sync Process for this window will be stop until. Set Source Sync Enable = 1 again. This is the. Backup solution for Coast. | |
| | FREE_FOLLOW | 5 | No memory bank control (used when FRCV= 1). | |
| | FRC_FREEIID | 4 | Force output odd/even toggle when. 2DDi for interlace input | |
| | DATA10BIT | 3 | Set 10 bit input mode. | |
| | DATA8_ROUND | 2 | Use rounding for 8 bits input mode. | |
| | VD16_C_AHEAD | 1 | Video 16 bit mode fine tune Y/C order. | |
| | RESERVED | 0 | | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|-------------------|-----|--------------------------------------|---------------------------------------|
| 04h | REG2F08 | 7:0 | Default: 0x01 | Access : R/W |
| (2F08h) | SPRANGE_VST[7:0] | 7:0 | Image vertical sample | start point, count by input HSYNC. |
| 04h | REG2F09 | 7:0 | Default: 0x00 | Access : R/W |
| (2F09h) | - | 7:3 | Reserved. | |
| | SPRANGE_VST[10:8] | 2:0 | See description of '2F0 | J8h'. |
| 05h | REG2F0A | 7:0 | Default 10x01 | Access : R/W |
| (2F0Ah) | SPRANGE_HST[7:0] | 7:0 | Image horizontal samp | ple start point, count by input HSYNG |
| 05h | REG2F0B | 7:0 | Default: 0x00 | Access : R/W |
| (2F0Bh) | - | 7:3 | Reserved. | _ ^ |
| | SPRANGE_HST[10:8] | 2.0 | See description of '2F |)Ah'. |
| 06h | REG2F0C | 7.0 | Default : 0x10 | Access : R/W |
| (2F0Ch) | SPRANGE_VDC[7:0] | 7.0 | Image vertical resoluti | on (vertical display enable area coul |
| | | | by line). | |
| 06h | REG2F0D | 7:0 | Default 0x00 | Access R/W |
| 2F0Dh) | - | 7:3 | Reserved | |
| | SPRANGE_VDC[10:8] | 2:0 | See description of '2F0 | Ch' |
| 07h | REG2F0E | 7:0 | Default: 0x10 | Access : R/W |
| (2F0Eh) | SPRANGE_HDC[7:0] | 7.0 | Image horizontal resol | tion (vertical display enable area |
| | | | count by line). | |
| 07h | REG2F0F | 7:0 | Default: 0x00 | Access: R/W |
| 2F0Fh) | | 7:3 | Reserved. | |
| | SPRANGE_NDC[10:8] | 2:0 | See description of '2F0 | DEh'. |
| 08h | REG2F10 | 7.0 | Default : 0x20 | Access : R/W |
| 2 F10h) | FOS (DCNT_MD | 7 | Force Ext VD count ad | justment Mode. |
| | | | 0: Disable. | |
| X | | | 1: Enable. | |
| | VDCNT[1:0] | 6:5 | | order of UV, count from Hsync to |
| | | | first pixel UV order. 00: Normal. | |
| | | | 01: 1. | |
| | | | 10: 2. | |
| | — | | 11: 3. | |
| | VD_NOMASK | 4 | EAV/SAV Mask for Vide | eo. |
| | | | 0: Mask. 1: No mask. | |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|----------------------------|--------|--|
| | IHSU | 3 | Input Hsync Usage. When ISEL = 000 or 001 or 010:(ADC). 0: Use Hsync to perform mode detection, HSOUT from ADC to sample pixel. 1: Use Hsync only. When ISEL = 011:(DVI). 0: Normal. 1: Enable DE Ahead/Delay adjust. When ISEL = 100:(VD). 0: Normal. |
| | INTLAC_LOCKAVG | | 1: Output Black at blanking. Field time average (Interlace Lock Position Average). |
| | VDO_YC_SWAP | | Y/C Swap (only useful for 16/20-bit video inputs). 0: Normal. 1: Y/C swap. |
| | VDO_ML_SWAP | 0 | MSB/LSB Swap. 0: Normal. 1: MSB/LSB swap. |
| 08h | REG2F11 | 7:0 | Default : 0x00 Access : R/W |
| (2F11h) | VDCLK_INV - YPBPR_HS_SEPMD | 6 5 | External VD Port 0 Clock Inverse. Reserved. YPbPr HSYNC Select Mode to Mode Detector. 0: Use Separate Hs for Coast Period. 1: Use PLL Hsout for Coast Period. |
| 12 | . *** | 4 | Reserved. |
| 7 | VDCLK_DLY[3:0] | 3:0 | External VD Port 0 Clock delay. |
| 09h | REG2F12 | 7:0 | Default: 0x00 Access: R/W |
| (2F12h) | CSC_DITHEN | 7 | CSC Dithering Enable when 02h[3]= 1. |
| | INTLAC_DET_EDGE | 6 | Interlace detect Reference Edge. 0: Leading edge. 1: Tailing edge. |
| | FILED_ABSMD | 5 | Interlace detect using Middle Point Method. (03h[5]= 0 is better). |
| | INTLAC_AUTO | 4 | Interlace /Progressive Manual Switch mode. 0: Auto Switch VST(04), VDC (06). 1: Disable Auto Switch VST(04), VDC(06). |



| Index (Absolute) | Mnemonic | Bit | Description |
|------------------|------------------|------------|--|
| (ABSOILES) | Y_LOCK[3:0] | 3:0 | Early Sample Line for Capture Port Frame information |
| | | | Switch. |
| | | | 0000: 8 Line Ahead from SPRange_Vst. |
| | | | 0001: 1 Line Ahead from SPRange_Vst. |
| | | | 0010: 2 Line Ahead from SPRange_Vst. |
| | | | 0011: 3 Line Ahead from SPRange_Vst. |
| | | | 1111: 15 Line Ahead from SPRange Vst. |
| 0Ah | REG2F14 | 7:0 | Default: 0x00 Access: R/W |
| (2F14h) | IP_INT_SEL[7:0] | 7:0 | No load (Reserved). |
| 0Bh | REG2F17 | 7:0 | Default: 0x00 Access: R/W |
| (2F17h) | H_MIR | 7 | H Mirror Enable. |
| | - | 6:0 | Reserved. |
| 0Ch | REG2F18 | 7:0 | Default 0x00 Access: R/W |
| (2F18h) | - | 7:2 | Reserved |
| | AUTO_INTLAC_INV | 1 | Auto Filed Switch Mode Filed Inverse. |
| | AUTO_INTLAC_MD | 0 | Auto Field Switch Mode for Vtt = 2N+1 and 4N+1. |
| 0Ch | REG2F19 | 7:0 | Default: 0x00 Access: R/W |
| (2F19h) | CS_DET_CNT[7:0] | 7.0 | Composite Sync Separate Decision Count. |
| | 1 4- | X ' | 0: HW Auto Decide. |
| | | | 1: SW Program. |
| 0Dh | REG2F1A | 7:0 | Default: 0x00 Access: R/W |
| (2F1Ah) | OVERSAP_EN | 7 | FIR Down Sample Enable, for FIR Double rate 2x -> 1x after |
| 7 | | | FIR Purpose. |
| | | | 0. No down, 5 tap support. 1: Down Enable, ratio / tap depend on 0D[3:0]. |
| | OVERSAP_PHS[2:0] | 6:4 | FIR Down Sample Divider Phase. |
| 8 | OVERSAP_CNT[3:0] | 3:0 | FIR Down Sample Divider, for FIR Double rate 2x -> 1x |
| | | | after FIR Purpose. |
| | | | 0: No down, 5 tap. |
| | | | 1: 2 to 1 down, 11 tap. |
| | | | else: Reserved. |
| | | i | For ExtVD is CCIR656, set to 0 and OverSap_En = 1 will |
| | • | | do 2X oversample. |



| | egister (Bank = 2F, Su | b-Bank | c = 01) | |
|---------------------|------------------------|--------|--|------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F1Ch) | ATG_HIR | 7 | Max value flag for R channel 0: Normal. 1: Max value (255) value who ATG_Data_MD = 0 Output over max value (255) ATG_Data_MD = 1 | en. |
| | ATG_HIG | 6 | Max value flag for G channel 0: Normal. 1: Max value (255) value who ATG_Data_MD = 0. Output over max value (255) ATG_Data_MD = 1 | en. |
| | ATG_HIB | | Max value flag for B channel 0: Normal. 1: Max value (255) value who ATG_Data_MD = 0. Cutput over max value (255) ATG_Data_MD = 1. | en |
| | ATG_CALMD | A | ADC Calibration Enable. 0: Disable. 1: Reserved. | |
| | ATG_DATA_MD | 3 | Auto Gain Result selection. 0: Output has max/min value 1: Output is overflow/underfl | |
| | ATG_HISMD | 2 | Auto Gain Mode. 1: Normal mode (result will be cleared every frame). 1: History mode (result remains not cleared till ATG_En = 0). | |
| K | ATG READY | 1 | Auto Gain Result Ready. 0: Result not ready. 1: Result ready. | * |
| | ATG_EN | 0 | Auto Gain Function Enable. 0: Disable. 1: Enable. | |
| 0Eh | REG2F1D | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2F1Dh) | ATG_10BIT | 7 | Auto gain 10bits mode. | |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|--------------------|-----|---|--|
| | AV_DET | 6 | AV Detect for Cb Cr. 0: CbCr Range is define by 03[2]. YCbCr_En. 1: Cb Cr Min is define in 89 ATP_GTH,. Cb Cr Max is define in 84 ATP_TH. | |
| | - | 5:3 | Reserved. | |
| | ATG_UPR | 2 | Min value flag for R channel. 0: Normal. 1: Min value present when ATG_CalMD = 0, ATG_Data_MD = 0. Calibration result (needs to decrease offset) when ACE = 1. | |
| | $ATG_Data_MD = 0.$ | | 0: Normal. 1: Min value present when ATG_CalMD = 0, | |
| | ATG_URB | | Min value flag for B channel 0: Normal. 1: Min value present when ATG_CalMD = 0, ATG_Data_MD = 0. Calibration result (needs to decrease offset) when ACE = 1. | |
| 0Fi | REG2F1E | 7:0 | Default: 0x00 Access: R/W | |
| (2F1Eh) | AUTO_COAST | | Auto Coast enable when mode change. 9: Disable. 1: Enable. | |
| K | OP2_COAST | 6 | . Coast Status (Read only). 0: Coast is inactive. 1: Coast is active (free run). | |
| | ATPSEL[1:0] | 5:4 | Auto Phase Value Select (read from registers 0x8C~0x8F). 00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value. | |



| Index (Absolute | Mnemonic) | Bit | Description |
|--------------------|----------------------|-----|--|
| | PIP_SW_DOUBLE | 3 | Double Sample for. 1. VD. 2. Ext VD 656 Format. 3. Ext 444 Format. The Purpose is to provide 2X Pixel Rate. For FIR Down Sample, and give 11 TAP Filter. |
| | ATGSEL[2:0] | 2:0 | Select Auto Gain Report for Reg 7D. 000: Minimum R value. 001: Minimum G value. 010: Minimum G value. 100: Maximum R value. 101: Maximum G value. 11x: Reserved. |
| 10h (2F20h) | REG2F20 JIT_R | 7.0 | Default 0x00 Access: RO, R/W litter function Left / Right result for 86h and 87h. 0: Left result. 1: Right result. |
| S | JIT_SWCLR_SB - | 5 | Jitter Software clear. 0: Not clear. 1: Clear. Reserved. |
|) | JITTER_HISMD JITTER | 3 | Jitter function Mode. 9: Update every frame. 1: Keep the history value. JITTER function Result. |
| X | ATS_HISMD | 2 | 0: No JITTER. 1: JITTER present. Auto position function Mode. |
| | | | 0: Update every frame. 1: Keep the history value. |
| | ATS_READY | 1 | Auto position result Ready. 0: Result ready. 1: Result not ready. |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|--------------------|-----|---|
| | ATS_EN | 0 | Auto position function Enable. 0: Disable. 1: Enable. Disable-to-enable needs at least 2 frame apart for ready bit |
| | | | to settle. |
| 10 h | REG2F21 | 7:0 | Default : 0x00 Access : R/W |
| (2F21h) | THOLD[3:0] | 7:4 | Auto position Valid Data Value. 0000: Valid if data >= 0000 0000. 0001: Valid if data >= 0001 0000. 0010: Valid if data >= 0010 0000. 8. 1111: Valid if data >= 1111 0000. |
| | - | 3.1 | Reserved. |
| | ATS_PIXMD | 0 | Auto Positoin Force Pixel Mode. 0 DE or Pixel decide by the Source. 1: Force Pixel Mode. |
| 11h (2F22h) | REG2F22 | 7:0 | Default 0x00 Access : RO |
| | ATGSEL_VALUE[7:0] | 7:0 | Acto Gain Value. (selected by register 0F1[2:0]). |
| 11h | REG2F23 | 7.0 | Default: 0x00 Access: RO |
| (2F23h) | -) | 7:2 | Reserved. |
| | ATGSEL_VALUE[9:8] | 1:0 | See description of '2F22h'. |
| 12h | REG2F24 | 7:0 | Default: 0x00 Access: RO |
| (2F24h) | ATS_VSTDBUF[7:0] | 7:0 | Auto position detected result Vertical Starting point. |
| 12 | REG2F25 | 7.0 | Default: 0x00 Access: RO |
| (2F25h) | - | 7.3 | Reserved. |
| | ATS_VS.FDBUF[10:8] | 2:0 | See description of '2F24h'. |
| 13h | REG2F26 | 7:0 | Default : 0x00 Access : RO |
| (2F26h) | ATS_HSTDBUF[7:0] | 7:0 | Auto position detected result Horizontal Starting point. |
| 13h | REG2F27 | 7:0 | Default : 0x00 Access : RO |
| (2F27h) | - | 7:4 | Reserved. |
| | ATS_HSTDBUF[11:8] | 3:0 | See description of '2F26h'. |
| 14h | REG2F28 | 7:0 | Default : 0x00 Access : RO |
| (2F28h) | ATS_VEDDBUF[7:0] | 7:0 | Auto position detected result Vertical End point. |
| 14h | REG2F29 | 7:0 | Default: 0x00 Access: RO |



| [ndex [Absolute] | Mnemonic) | Bit | Description | | |
|---------------------|-------------------|-----|----------------------------|-------------------------------------|--|
| (2F29h) | - | 7:3 | Reserved. | | |
| | ATS_VEDDBUF[10:8] | 2:0 | See description of '2F28I | h'. | |
| L5h | REG2F2A | 7:0 | Default : 0x00 | Access : RO | |
| 2F2Ah) | ATS_HEDDBUF[7:0] | 7:0 | Auto position detected | esult Horizontal End point. | |
| .5h | REG2F2B | 7:0 | Default : 0x00 | Access : RO | |
| 2F2Bh) | - | 7:4 | Reserved. | | |
| | ATS_HEDDBUF[11:8] | 3:0 | See description of '2F2Al | h'. | |
| 16h | REG2F2C | 7:0 | Default: 0x00 | Access : RO | |
| 2F2Ch) | REG_JLST[7:0] | 7:0 | | | |
| l6h | REG2F2D | 7:0 | Default: 0x00 | Access : RO | |
| 2F2Dh) | - | 7:4 | Reserved. | | |
| | REG_JLST[11:8] | 3:0 | See description of '2F2C | h'. | |
| .7h | REG2F2E | 7:0 | Default 0x00 | Access : R/W | |
| 2F2Eh) | - | 7:6 | Reserved. | | |
| | L12_LIMIT_EN | 5 | Background Noise reduc | tion Enable. | |
| | | | 0. Disable. | | |
| | | | 1: Enable. | | |
| | HIPX_LIMIT_EN | 4 | High level Noise reduction | on Enable. | |
| | | | 0: Disable. 1: Enable. | | |
| | | 3 | Reserved. | | |
| 12 | PIX_TH[2:0] | 3 | Auto Noise Level. | | |
| 7 | F1/_111[2:0] | 2:0 | 111: Noise level = 16. | | |
| .8h | REG2F30 | 7:0 | Default : 0x01 | Access : R/W | |
| (2F30h) | ATP_GTH[7:0] | 7:0 | | hreshold for ATP[23:16] when | |
| X | | | ATPN[31:24] = 0. | | |
| .8h | REG2F31 | 7:0 | Default : 0x10 | Access : R/W | |
| 2F31h) | ATP_TH[7:0] | 7:0 | Auto Phase Text Thresho | old for ATP[31:24]. | |
| .9h | REG2F32 | 7:0 | Default : 0x00 | Access : RO, R/W | |
| 2F32h) | - | 7 | Reserved. | | |
| | ATP_GRY | 6 | Auto Phase Gray scale d | etect (Read Only). | |
| | ATP_TXT | 5 | Auto Phase Text detect (| Auto Phase Text detect (Read Only). | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|------------------|-----|--|-------------------------------|
| | ATPMASK[2:0] | 4:2 | Auto Phase Nose Mask. 000: Mask 0 bit, default valu | ıe. |
| | | | 001: Mask 1 bit. | • |
| | | | 010: Mask 2 bit. 011: Mask 3 bit. | A • |
| | | | 100: Mask 4 bit. | XU |
| | | | 101: Mask 5 bit. | |
| | | | 110: Mask 6 bit. 111: Mask 7 bit. | |
| | ATP_READY | 1 | Auto Phase Result ready. | |
| | | | 0: Result not ready. 1. Result ready. | • " |
| | ATP_EN | CIL | Auto Phase function Enable. | |
| | | | 0: Disable. 1: Enable. | |
| 1Ah (2F34h) | REG2F34 | 7:0 | Default 0x00 | Access R/W |
| | ATP[7:0] | 7:0 | Auto Phase Value. | |
| 1Ah | REG2F35 | 7:0 | Default : 0x00 | Access : R/W |
| (2F35h) | ATP[15:8] | 7:0 | See description of '2F34h'. | <u> </u> |
| 1Bh | REG2F36 | 7.0 | Default : 0x00 | Access: R/W |
| (2F36h) | ATP[23:16] | 7:0 | See description of '2F34h'. | |
| 1Bh | REG2F37 | 7:0 | Default: 0x00 | Access: R/W |
| 2F37h) | ATP[31:24] | 7:0 | See description of '2F34h'. | |
| 1Ch | REG2F38 | 7:0 | Default : 0x00 | Access: RO, R/W |
| (2F38h) | LB_TUNE_READY | , (| Input VSYNC Blanking Statu | S. |
| | | | o: In display. 1: In blanking. | |
| 6 | DEL_YLN_NUM[2:0] | 6:4 | Delay Line After Sample V S | tart for Input Trigger Point. |
| | | 3:2 | Reserved. | . 55 |
| | UNDERRUN | 1 | Under run status for FIFO. | |
| | OVERRUN | 0 | Over run status for FIFO. | |
| LDh | REG2F3.A | 7:0 | Default : 0x05 | Access : R/W |
| (2F3Ah) | - | 7 | Reserved. | |
| | DE_LOCKH_MD | 6 | DE Lock H Postion Mode. | |
| | HSTOL[5:0] | 5:0 | HSYNC Tolerance for Mode Change. 5: Default value. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------|-----|--|-------------------------------------|--|
| 1Dh | REG2F3B | 7:0 | Default : 0x01 | Access : R/W | |
| (2F3Bh) | VDO_VEDGE | 7 | Interlace mode VSYNC reference edge. | | |
| | RAW_VSMD | 6 | Bypass mode Raw VSYNC output from SYNC Sepertator. | | |
| | HTT_FILTERMD | 5 | Auto No signal Filter m 0: Disable. 1: Enable (update Htt tolerance). | ode. Ifter 4 sequential lines over | |
| | AUTO_NO_SIGNAL | 4 | Auto No signal Enable. This Will Auto Set Current Bank 02[7] = 1 if Mode Change. | | |
| | VS_TOL[3:0] | 3.0 | VSYNC Tolerance for Mode Change. 1. Default value. | | |
| 1Eh | REG2F3C | 7.0 | Default: 0x00 Access: RO, R/W | | |
| (2F3Ch) | SOG_OFFMUX[1:0] | 7.6 | Off Line SOG source select. 00: Select analog 1 SOG. 01: Select analog 2 SOG. 10: Select analog 3 SOG. | | |
| | IPHCSO_ACT | 5.5 | Analog L HSYNC Pin Ac | tive | |
| | IPHCS1_ACT | 4 | Analog 2 HSYNC Pin A | Analog 2 HSYNC Pin Active. | |
| | IPHS_SB_S | 7 | Input normalized HSYN Show input HSYNC pin (Active Low). | · | |
| S | IPVS_SB_S | 2 | Input normalized VSYN Show input VSYNC pin | | |
| | | | (Active Low). | | |
|) | OPHS | | Output normalized HSY Show output HSYNC pi (Active Low). | - | |
| * | OPV X C | 0 | , | | |
| 1Eh | REG2F3D | 7:0 | Default : 0x00 | Access : RO | |
| (2F3Dh) | IPVS_ACT | 7 | Input On Line Source V 0: Not active. 1: Active. | SYNC Active. | |
| | IPHS_ACT | 6 | Input On Line Source HSYNC Active. 0: Not active. 1: Active. | | |



| | Register (Bank = 2F, | | _ | |
|-----------------|----------------------|-----|--|--------------------------------|
| Index (Absolute | Mnemonic | Bit | Description | |
| • | CS_DET | 5 | Composite Sync Detected | |
| | | | Input is not composite Input is detected as containing | |
| | SOG_DET | 4 | Sync-On-Green Detected status. 0: Input is not SOG. 1: Input is detected as SOG. | |
| | INTLAC_DET | 3 | Interlace / Non-interlace of 0: Non-interlace 1: Interlace. | detecting result by this chip. |
| | FIELD_DET | 2 | Input odd/even field detecting result by this chip. 1: Odd. Input On Line Source HSYNC polarity detecting result by this chip. 0: Active low. 1: Active high Input On Line Source VSYNC polarity detecting result by chip. 0: Active low. 1: Active low. 1: Active low. 1: Active high. | |
| | HSPOL | l | | |
| | VSPOL | | | |
| 1Fh | REG2F3E | 7:0 | Default : 0x00 | Access : R/W |
| (2F3Eh) | VTT[7:0] | 7:0 | Input Vertical Total, count | by HSYNC. |
| 1Fh | REG2F3F | 7:0 | Default : 0x00 | Access : R/W |
| (2F3Fh) | VS_PW_VDOMD | 7 | VSYNC Raw Pulase Width | for Measurement. |
| 7 | - | | Reserved. | |
| | HSRW_SEL | 5 | sync Pulse Width Read E The Report is shown in Cu | |
| | - | 4:3 | Reserved. | |
| | VTT[10:8] | 2:0 | See description of '2F3Eh'. | |
| 20h | REG2F40 | 7:0 | Default : 0x00 | Access: R/W |
| (2F40h) | HTT_FOR_READ[7:0] | 7:0 | Input Horizontal Period, co | ount by reference clock. |
| 20h | REG2F41 | 7:0 | Default : 0x00 | Access: R/W |
| (2F41h) | LN4_DETMD | 7 | Input HSYNC period Detect Mode. 0: 1 line. | |
| | | | 1: 8 lines. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|--------------------|-----|---|--|--|
| | TEST_CSHTT | 6 | Report Sync Seperator Htt by E5, E4. 0: Htt Report by Mode Detector. 1: Htt Report by Sync Seperator. | | |
| | HTT_FOR_READ[13:8] | 5:0 | See description of '2F40h'. | | |
| 21h | REG2F42 | 7:0 | Default: 0x00 Access: R/W | | |
| 2F42h) | FIELD_SWMD | 7 | Shift Line Method When Field Switch. 0: Old method. 1: New method. | | |
| | COAST_HS_SEPMD | 6 | HSYNC in coast for Data Capture. 0: HSOUT (recommended). 1: Re-shaped HSYNC. | | |
| | USR_VSPOL | | User defined input VSYNC Polarity, active when USR_VSPOLMD = 1. 0: Active low. 1: Active high. | | |
| | USR_VSPOLMD | 4 | Input VSYNC polarity judgment. 0: Use result of internal circuit detection. 1. Defined by user (Usr_VsPol). | | |
| | USR_HSPOL | 3/ | User defined input HSYNC Polarity, active when USR_HSPOLMD 1. 0: Active low. 1: Active high. | | |
| 1 | USR_HSPOLML | 2 | Input HSYNC polarity judgment. 1: Use result of internal circuit detection. 1: Defined by user (Usr_HsPol). | | |
|) (| USR_INTLAC | 1 | User defined non-interlace/interlace, active when USR_INTLACMD = 1. 0: Non-interlace. 1: Interlace. | | |
| | USR_INTLACND | 0 | Interlace judgment. 0: Use result of internal circuit detection. 1: Defined by user (Usr_IntLac). | | |
| 21h | REG2F43 | 7:0 | Default : 0x00 Access : R/W | | |
| (2F43h) | MEMSYN_TO_VS[1:0] | 7:6 | Memory control Switch Method. 00: Sample V End. 01: Sample V Start. 10: Sample V Start Ahead by Current Bank 09[3:0]. | | |



| IP1_M R | egister (Bank = 2F, Sub | -Bank | x = 01) | |
|---------------------|-------------------------|-------------------|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | DE_ONLY_HTT_CHGMD | 5 | DE Only mode Htt Change st 0: Mode Change Provide in c 1: Mode Change Provide in d (recommended). | |
| | DE_ONLY_HTT_SRC | 4 | DE Only mode Htt Report So 0: Form Input DE. 1: From Re-generated DE. | urce. |
| | ADC_VIDEO_FINV | 3 | Component Video Field Inversion When. ADC_Video 1 for Data Align. O: Normal Invert. Video External Field. O: Use result of internal circuit detection. 1: Use external field. Interlace Field detect method select. O: Use the HSYNC numbers of a field to judge. 1: Use the relationship of VSYNC and HSYNC to judge. Interlace Field Invert. O: Normal. 1: Invert. | |
| | EXT_FIELDMD | 2 | | |
| | FIELD_DETMD | 1 | | |
| | FIELD_LNV | 6 | | |
| 22h (2F44h) | REG2F44 HSPW[7:0] | 7:0 7:0 | NI CONTRACTOR OF THE CONTRACTO | Access: RO LF[13]) = 0, Report HSYNC. LF[13]) = 1, Report VSYNC. |
| 23h | REG2F46 | 7:0 | Default : 0x1E | Access : R/W |
| (2F46h) | DVICK_WIDTH[7:0] | 7:0 | DVI clock detection threshold, see Cah for usage (default 0x1E). Cah[6] = 0: DVI clock is OK, Freq(DVI) > Freq(xtal) * 23h/128. Cah[6] = 1: DVI clock is missing, Freq(DVI) < Freq(xtal) * 23h/128. Where Ebh default to 0x1E(30). | |
| 23h | REG2F47 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2F47h) | VD_FREE | 7 | Video in Free Run Mode (Rea | ad Only). |
| | MIN_VTT[6:0] | 6:0 | Minimum Vtt. When detected Vtt < MIN_V interlace freerun mode. | TT[6:0] x 16, into the video |



| IP1_M R | egister (Bank = 2F, Sub | -Bank | x = 01) | |
|---|-------------------------|-----------------------------|--|-----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 24h | REG2F48 | 7:0 | Default : 0x00 | Access : R/W |
| (2F48h) | VS_SEP_SEL | 7 | SYNC Seperator VSYNC for M 0: RAW VSYNC (H / V Relatio Detect). 1: HSYNC Align VSYNC (H / V Interlace Detect). | nship is Keep for Interlace |
| VIDEO_D1L_H 6 Component Video Delay Line. (VIDEO_D1L_N + Video_D1L_L) =. 00: Delay 1 Line for Another Field. 01: Delay 2 Line for Another Field. 11: Delay 4 Line for Another Field. | | | _L) =. Field. Field. | |
| | ADC_VIDEO | 3 | ADC Input Select. 0: PC Source. 1: Component Video. | |
| | VIDEO_D1L_L | 4 | Component Video Delay Line. (Video_01L_H + VIDEO_D1L_00: Delay 1 Line for Another 01: Delay 2 Line for Another 10: Delay 3 Line for Another 11: Delay 4 Line for Another | _L) Field. Field. Field. |
| S | CS_CUT_MD | 3 | Composite SYNC cut mode. (Test Purpose) 0: Disable. 1 Enable. | |
| EXTVS_SERINV External VSYNC polarity (only used 0: Normal. 1: Invert. | | used when Coast_SrcS is 1). | | |
| X | COAST_POL | 0 | Coast VSYNC Select. 0: Internal Seperated VSYNC. 1: External VSYNC.(Test Purp | ` , |
| 24h | COAST_POL REG2F49 | | Coast Polarity to PAD. | Access : D/W |
| 24h | KEGZE49 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|---------------------------|-----|--|
| (2F49h) | COAST_FBD[7:0] | 7:0 | Front tuning. 00: Coast start from 1 HSYNC leading edge. 01: Coast start from 2 HSYNC leading edge, default value. 8. 254: Coast start from 255 HSYNC leading edge. 255: Coast start from 256 HSYNC leading edge. |
| 25h | REG2F4A | 7:0 | Default : 0x00 Access : R/W |
| (2F4Ah) | COAST_BBD[7:0] | 7:0 | End tuning. 00: Coast end at 1 HSYNC leading edge. 01: Coast end at 2 HSYNC leading edge, default value. 254: Coast end at 255 HSYNC leading edge. 255: Coast end at 256 HSYNC leading edge. |
| 26h | REG2F4C | 7.0 | Default: 0x00 Access R/W |
| 26h (2F4Ch) | GR_DE_EN FILTER NUM[2:0] | 6. | DE or HSYNC post Glitch removal function Enable. 0: Disable. 1: Enable. DE or HSYNC post Glitch removal Range. Analog:. 000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock. 111: 7 XTAL clock. DVI:. |
| | | 2 | 000: 0x8 input clock. 001: 1x8 input clock. 010: 2x8 input clock. |
| | | | 111: 7x8 input clock. |
| K | GR_HS_VIDEO | 3 | Input HSYNC Filter. When input source is analog:. 0: Filter off. 1: Filter on. When input source is DVI:. 0: Normal. 1: More tolerance for unstable DE. |
| | GR_EN | 2 | Input sync sample mode. 0: Normal. 1: Glitch-removal. |



| Index (Absolute) | Mnemonic) | Bit | Description |
|------------------|----------------------|-----|---|
| | HVTT_LOSE_MD | 1 | Htt/Vtt Lost Mode for INT. 0: By counter overflow. 1: By counter overflow + Active Detect IPVs_Act, IPHs_Act (E1[7:6]). (recommand). |
| | IDCLK_INV | 0 | Capture Port Sample CLK Invert. 0: Normal. 1: Invert. |
| 27h | REG2F4E | 7:0 | Default: 0:00 Access: R/W |
| (2F4Eh) | AFT | | ATP Filter for Text (4 frames). U. Disable. 1: Enable. |
| | IDHTT | 6 | DE only mode HTT count by IDCLK. 0: Disable. 1: Enable. |
| | VSGR | 5 | VSYNC glitch removal with line less than 2 (DE Only). 0: Disable 1: Enable. |
| | VSP | 4 | VSYNC Protect with V total (DE Only). 0: Disable. 1: Enable. |
| | U X | 3 | Reserved |
| N | DEGP | 2 | DE only mode Glitch Protect for position. 0: Disable. 1: Enable. |
| | - | 1:0 | Reserved. |
| 29h | REG2F52 | 7:0 | Default: 0x00 Access: RO, R/W |
| (2F52h) | VS_SEP_SEL_1 | 7 | New Interlace Detect Method by Big and Small line counts for a field. |
| | VS_SEP_SEL_0 | 6 | Hardware Auto Vsync Start Line Method Select. |
| | INTLAC_DET_MODE[1:0] | 5:4 | Interlace detect mode. 00: Off. 01: Only for line total number is even. 10: All case. 11: Off. |
| | EUP_AU_HDTV_DET | 3 | Europe/Australia 1080i HDTV Detect. |
| | EUP_HDTV_DET | 2 | EUROPE 1080i HDTV Detect. |



| Index | Mnemonic | Bit | Description | |
|----------------|-----------------------|-----|---|-----------------------------------|
| (Absolute) | | 1 | ELID/ALIC 1000; HDTV/ Auto | a Field Mode |
| | EUP_AUTOFIELD | | EUR/AUS 1080i HDTV Auto | |
| 29h | EUP_HDTV | 7.0 | EUR/AUS 1080i HDTV Ford | |
| 29n (2F53h) | REG2F53 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2. 55) | LOCK2LOCK_REPORT[3:0] | 7:4 | | ount for Interlace Auto-Correct. |
| | ATRANICE EN | 3:1 | Reserved. | |
| | ATRANGE_EN | 0 | Auto Range Enable 0: Define Automatically. | |
| | | | 1: Define by Current Bank | 2a-2b. |
| 2Ah | REG2F54 | 7:0 | Default 0x00 | Access : R/W |
| (2F54h) | ATRANGE_VST[7:0] | 7:0 | Auto Function (Position, G | in Phase) vertical start point, |
| | | | count by input HSYNC. | |
| 2Ah | REG2F55 | 7:0 | Default: 0x00 | Access : R/W |
| (2F55h) | - | 7:3 | Reserved | |
| | ATRANGE_VST[10:8] | 2:0 | See description of '2F54h'. | |
| 2Bh | REG2F56 | 7:0 | Default: 0x00 | Access: R/W |
| (2F56h) | ATRANGE_HST[7:0] | 7:0 | Auto Function (Position, G | ain Phase) horizontal start point |
| | | | count by input dot clock. | |
| 2Bh | REG2F57 | 7:0 | Default : 0x00 | Access : R/W |
| (2F57h) | - | 7:3 | Reserved. | |
| | ATRANGE_HST[10:8] | 2:0 | See description of '2F56h'. | |
| 2Ch | REG2F58 | 7:0 | Default: 0x00 | Access : R/W |
| 2F58h) | ATRANGE_VDC[7 0] | 7:0 | | ain Phase) vertical resolution, |
|) | | | count by input HSYNC. | |
| 2 Ch | REG2F59 | | Default : 0x00 | Access : R/W |
| 2F59h) | | 7.3 | Reserved. | |
| | ATRANGE_VDC[10:8] | 2:0 | See description of '2F58h'. | |
| 2Dh | REG2F5A | 7:0 | Default : 0x00 | Access : R/W |
| (2F5Ah) | ATRANGE_HDC[7:0] | 7:0 | , , | ain Phase) horizontal resolution, |
| | | | count by input dot clock. | |
| 2Dh (2E5Rh) | REG2F5B | 7:0 | Default : 0x00 | Access : R/W |
| (2F5Bh) | - | 7:3 | Reserved. | |
| | ATRANGE_HDC[10:8] | 2:0 | See description of '2F5Ah'. | |
| 2Eh | REG2F5C | 7:0 | Default : 0x00 | Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|------------------------|-----|--|--------------|--|
| | GOP_CLK_FREE | 1 | GOP clock gating enable. 0: Can gate the GOP clock. 1: Don't gate the GOP clock. | | |
| | IP2_CLK_GATE_EN | 0 | IP2 clock gating enable. 0: Don't gate the idolk. 1: Can gate the idolk. | <i>'</i> Ω. | |
| 30h | REG2F60 | 7:0 | Default : 1000 Access : R | k/W | |
| (2F60h) | INSERT_NUM[7:0] | 7:0 | Vsync INSERT_NUMber_offset. | | |
| 30h | REG2F61 | 7:0 | Default: 0x00 Access: R | k/W | |
| (2F61h) | INSERT_SEL | 7 | Vsync insert_number_offset enable | | |
| | - | 6.3 | Reserved. | | |
| | INSERT_NUM[10:8] | 2:0 | See description of '2F60h'. | | |
| 31h | REG2F62 | 7.0 | Default : 0x00 Access : R | ./W | |
| (2F62h) | LOCK_NUM[7:0] | 7:0 | Vsync LOCK_NUMber_offset. | | |
| 31h | REG2F63 | 7:0 | Default: 0x00 Access : R | k/W | |
| (2F63h) | LOCK_SEL | | Vsync lock_number_offset enable. | | |
| | - | 6:3 | Reserved. | | |
| | LOCK_NUM[10:8] | 2:0 | See description of '2F62h'. | | |
| 32h | REG2F64 | 7:0 | Default: 0x00 Access: R | 2/W | |
| (2F64h) | VLOCK[7:0] | 7:0 | VLOCK. | | |
| 32h | REG2F65 | 7:0 | Default: 0x00 Access: R | k/W | |
| (2F65h) | MEMSYN_TO V\$ NEW[1:0] | 7:6 | Memory control Switch Method. | | |
| 7 | W' | | 0x: Reference 21[15:14]. 10: Sample V end delay 3 line. | | |
| | | | 11: Sample V end delay 4 line. | | |
| | | 5:3 | Reserved. | | |
| X | AUTO_NOS_HV_LOSE | 2 | Auto no signal set enable when H/V sync | at the same. | |
| | AUTO_NOS_V_LOSE | 1 | Auto no signal set enable when V sync lo | se. | |
| | AUTO_NOS_H_LOSE | 0 | Auto no signal set enable when H sync lo | , | |



IP2_M Register (Bank = 2F, Sub-Bank = 02)

| IP2_M Re | egister (Bank = 2F, Sub | -Bank | = 02) | |
|---------------------|-------------------------|-------|---|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of O3D/Interrup 01: Register of IP1 Main Wind 02: Register of IP2 Main Wind 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. | dow. dow. ow. |
| | | | OA: Reserved. OC: Register of SNR. OF: Register of S_VOP. 10: Register of VOP. | |
| | | | 12: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. | O |
| | | | 1A: Register of DLC. 20: Register of OP1_TOP. 21: Register of ELA. | |
| | ノ、ケー | | 22: Register of TDDI.23: Register of HVSP. | |
| | | | 24: Register of PAFRC. 25: Register of xVYCC. | |
| | | | 26 Register of DMS. | |
| | | | 27: Register of ACE2. | |
| 01 h | REG2F02 | 7.0 | Default : 0x00 | Access : R/W |
| (2F02h) | VFAC_SHT | 7 | VSD factor shift enable. | |
| X | VFAC_SHT_INV | 6 | VSD field inverse. | |
| | IP2_F422EN | 5 | Force IP 442 format enable. | |
| | IP2_F422 | 4 | 1: IP 422. 0: IP 444. | |
| | - | 3 | Reserved. | |
| | CSC_DITHEN | 2 | CSC dither function enable. | |
| | VSD_DITHEN | 1 | VSD dither function enable. | |
| | HSD_DITHEN | 0 | HSD dither function enable. | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|----------------------------|----------------|---|------------------------------|
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |
| (2F03h) | - | 7:4 | Reserved. | |
| | DITH_10TO8_SEL | 3 | Use random noise or roui | nding for 10-bits to 8-bits. |
| | DITH_10TO8_EN | 2 | Dither enable for 10-bits | to 8-bits. |
| | DYNAMIC_SC_EN | 1 | Dynamic scaling enable. | ' XU |
| | - | 0 | Reserved. | |
|)2h | REG2F04 | 7:0 | Defaults 0x00 | Access: R/W |
| (2F04h) | HFAC_SET_IP[7:0] | 7:0 | HSD initial factor. | |
| 02h | REG2F05 | 7:0 | Default : 0x00 | Access : R/W |
| (2F05h) | HFAC_SET_IP[15:8] | 7.0 | See description of '2F04h | |
|)3h | REG2F06 | 7.0 | Default : 0x00 | Access : R/W |
| (2F06h) | - | 7.4 | Reserved. | |
| | HFAC_SET_IP[19:16] | 3:0 | See description of '2F04h | 1. |
| (2F08h) | REG2F08 | 7:0 | Default: 0x00 | Access R/W |
| | HFACIN[7:0] | 7.0 | HSD factor, format [3.20] | 1. |
|)4h | REG2F09 | 7:0 | Default : 0x00 | Access : R/W |
| (2F09h) | HFACIN[15.8] | 7.0 | See description of 2F08h | |
| 05h | REG2F0A | 7:0 | Default: 0x00 | Access : R/W |
| (2F0Ah) | - / | 7 | Reserved | • |
| | HFACIN[22:16] | 6:0 | See description of '2F08h | '. |
| 05h | REG2F08 | 7:0 | Default: 0x00 | Access : R/W |
| (2F0Bh) | IP2HSDEN | 7 | H Scaling Down enable. | |
| | PREHSDMODE | 6 | Pre-H scaling down mode | 2. |
| | | | · | c = OUT/IN (format [0.20]). |
| | | | | ode, fac = IN/OUT (format |
| X | \sim | F.0 | [3.20]). | |
|)6h | DECORDO | 5:0 | Reserved. | Acces : D /W |
| on 2F0Ch) | REG2F0C | 7:0 7:0 | VSD initial factor for ton f | Access : R/W |
|)6h | VFAC_INI_[[7:0] REG2F0D | | VSD initial factor for top f Default: 0x00 | |
| on 2F0Dh) | VFAC_INI_T[15:8] | 7:0 7:0 | | Access : R/W |
|)7h | REG2F0E | 7:0 | See description of '2F0Ch Default: 0x00 | Access: R/W |
| 07N (2F0Eh) | VFAC_INI_B[7:0] | 7:0 | VSD initial factor for botto | · · · |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|-------------------|-----|--|--|
| 07h | REG2F0F | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Fh) | VFAC_INI_B[15:8] | 7:0 | See description of '2F0Eh'. | |
| 08h | REG2F10 | 7:0 | Default : 0x00 | Access : R/W |
| (2F10h) | VFACIN[7:0] | 7:0 | VSD factor, format CB. [0. | 20], Bilinear [3.20] |
|)8h | REG2F11 | 7:0 | Default : 0x00 | Access: R/W |
| 2F11h) | VFACIN[15:8] | 7:0 | See description of '2F10h'. | |
|)9h | REG2F12 | 7:0 | Defaults 0x00 | Access: R/W |
| 2F12h) | - | 7 | Reserved. | |
| | VFACIN[22:16] | 6:0 | See description of '2F10h'. | |
| 9h | REG2F13 | 7:0 | Default : 0x00 | Access : R/W |
| 2F13h) | PRE_VDOWN | | V Scaling Down enable. | |
| | PRE_VDOWN_MODE | 6 | V Scaling Down Mode | |
| | | | 0; CB 1: Blinear. | |
| | VSD_DUP_BLACK | 5 | Duplicate black line for last | t line when VSD is enabled. |
| | _ | 4:0 | Reserved. | |
|)Ah | REG2F14 | 7:0 | Default : 0x00 | Access : R/W |
| 2F14h) | C_FILTER | | 444 to 422 filter mode | |
| | CBCR_SWAP | 6 | Cb/Cr swap for 444 to 422 | |
| | | 5 | Reserved. | |
| | YDELAY_EN | 4 | Y delay enable. | |
| 1, | YCDELAY STER[3:0] | 3:0 | Y/C delay pipe step. | |
| . 6 h | REG2F2C | 7.0 | Default : 0xF2 | Access : R/W |
| 2F2Ch) | HSD YT0_C0[7:0] | 7:0 | Up-sample 1st pix (oxxx) o | coefficient Y0. |
| | | | Format: S7 of 2's complem | nent (-31 <= Y0 <= 31). |
| .7h | REG2F2E | 7:0 | Default : 0x1F | Access: R/W |
| 2F2Eh) | HSD_YT0_C1[7:0] | 7:0 | Up-sample 1st pix (oxxx) o | |
| | | | · | nent (-63 <= Y1 <= 63). |
| .8h | REG2F30 | 7:0 | Default : 0x5E | Access: R/W |
| (2F30h) | HSD_YT0_C2[7:0] | 7:0 | Up-sample 1st pix (oxxx) of Format: Fix 8 (0 <= Y2 < | |
| .9h | REG2F32 | 7:0 | Default : 0xF4 | Access : R/W |
| (2F32h) | HSD_YT1_C0[7:0] | 7:0 | Up-sample 2nd pix (xoxx) Format: S7 of 2's complem | coefficient Y0. nent (-31 <= Y0 <= 31). |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|---|-----|--|--|
| 1Ah | REG2F34 | 7:0 | Default: 0x0C | Access : R/W |
| (2F34h) | HSD_YT1_C1[7:0] | 7:0 | Up-sample 2nd pix (xox Format: S7 of 2's comp | (x) coefficient Y1. lement (-63 <= Y1 <= 63). |
| 1Bh | REG2F36 | 7:0 | Default : 0x5A | Access : R/W |
| (2F36h) | HSD_YT1_C2[7:0] | 7:0 | Up-sample 2nd pix (xox Format: Fix 8 (0 <= | |
| 1Ch | REG2F38 | 7:0 | Default: 0x37 | Access : R/W |
| (2F38h) | HSD_YT1_C3[7:0] | 7:0 | Up-sample 2nd pix (xox Format: Fix 8 (0 <= Y | , |
| 1Dh | REG2F3A | 7:0 | Default : 0xF5 | Access : R/W |
| (2F3Ah) | HSD_YT1_C4[7:0] | (:0 | Up-sample 2nd pix (xox Format: S7 of 2 s comp | (x) coefficient Y4. lement (-63 <= Y4 <= + 63). |
| 1Eh | REG2F3C | 7.0 | Default : 0xFA | Access R/W |
| (2F3Ch) | HSD_YT1_C5[7:0] | 7:0 | Up sample 2nd pix (xox Format: S7 of 2's comp | (x) coefficient Y5. lement (-31 < Y5 <= 31). |
| F | REG2F3E | 7.0 | Default 0xF7 | Access : R/W |
| (2F3Eh) | HSD_Y12_C0[7:0] | 7:0 | Up-sample 3rd pix (xxo Format: S7 of 2's comp | x) coefficient Y0. lement (-15 <= Y0 <= 15). |
| 20h | REG2F40 | 7:0 | Default : 0xFE | Access: R/W |
| (2F40h) | HSD_) T2_C1[7:0] | 7:0 | Up-sample 3rd pix (xxo Format: S7 of 2's comp | x) coefficient Y1. lement (-63 <= Y1 <= 63). |
| 2 1 h | REG2F42 | 7:0 | Default : 0x4B | Access : R/W |
| (2F42h) | HSD_YT2_C2/7:0] | 7:0 | Up-sample 3rd pix (xxo Format: Fix 8 (0 <= Y | • |
| Ah | REG2F55 | 7:0 | Default: 0x00 | Access : R/W |
| 2F55h) | PRE_ALIGN_EN | 7 | Insert pixel number ena | able for mirror mode. |
| X | | 6:4 | Reserved. | |
| | PRE_ALIGN_WIDTH[3.0] | 3:0 | Insert pixel number for | mirror mode. |
| 2Ch | REG2F58 | 7:0 | Default: 0x44 | Access: R/W |
| 2F58h) | - \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 7 | Reserved. | |
| | CTI_STEP[2:0] | 6:4 | CTI filter step. | |
| | - | 3 | Reserved. | |
| | CTI_LPF_COEF[2:0] | 2:0 | CTI low-pass filter coef | ficient. |
| 2Ch | REG2F59 | 7:0 | Default : 0x3F | Access : R/W |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|----------------------|-----|-------------------------------|-----------------------|
| (2F59h) | - | 7:6 | Reserved. | |
| | CTI_BAND_COEF[5:0] | 5:0 | CTI band-pass filter coeffic | ient. |
| 2Dh | REG2F5A | 7:0 | Default: 0x88 | Access : R/W |
| 2F5Ah) | CTI_MEDIAN_EN | 7 | CTI median filter enable | A • |
| | - | 6:4 | Reserved. | XU |
| | CTI_CORING_THRD[3:0] | 3:0 | CTI coring threshold. | |
| 2Dh | REG2F5B | 7:0 | Defaults 0x00 | Access: R/W |
| 2F5Bh) | CTI_EN | 7 | CTI enable. | |
| | - | 6:4 | Reserved. | ^ |
| | CTI_AUTO_NO_MED | 3 | CTI auto-turn-off median n | ode. |
| | - | 2.0 | Reserved. | |
| 34h | REG2F68 | 7.0 | Default : 0x81 | Access: R/W |
| 2F68h) | IP2_STATUS_CLR | 7 | IP2 status clear. | |
| | - | 6:1 | Reserved. | |
| | DLAST_ALIGN_EN | . 0 | Data last signal align with I | PM fetch number. |
| 84h | REG2F69 | 7:0 | Default : 0x00 | Access : R/W |
| 2F69h) | - | 7.5 | Reserved. | |
| | IP2_FLOW_CTRL_EN | 4 | IP2 flow control enable. | |
| | FLOW_CTRL_VALUE[3.0] | 3:0 | IP2 flow control count. | |
| 86h | REG2F6C | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Ch) | VSD_IN_NUM/USk[7.0] | 7:0 | IP2 VSD input line count nu | ımber. |
| 6h | REG2F6D | 7:0 | Default : 0x00 | Access : R/W |
| 2 5 6Dh) | - | 7:5 | Reserved. | |
| | VIN CTRL_EN | 4 | IP2 VSD input line count co | ntrol enable. |
| | VSD IN USR EN | 3 | IP2 VSD input line count nu | ımber setting enable. |
| X | VSD_IN_NUM_USR[10:8] | 2:0 | See description of '2F6Ch'. | |
| 37h | REG2F6E | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Eh) | VSD_OUT_NUMBER[7:0] | 7:0 | IP2 VSD output line count r | number. |
| 37h | REG2F6F | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Fh) | _ | 7:5 | Reserved. | |
| | VOUT_CTRL_EN | 4 | IP2 VSD output line count of | control enable. |
| | - | 3 | Reserved. | |
| | VSD_OUT_NUMBER[10:8] | 2:0 | See description of '2F6Eh'. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|------------------------|-----|-------------------------------|--------------|--|
| 3Dh | REG2F7A | 7:0 | Default : 0x00 | Access : RO | |
| (2F7Ah) | MAX_LBUF_CNT[7:0] | 7:0 | IP2 line buffer max pixels co | ount. | |
| 3Dh | REG2F7B | 7:0 | Default : 0x00 | Access : RO | |
| (2F7Bh) | - | 7:1 | Reserved. | | |
| | BW_NOT_ENOUGH | 0 | IP2 line buffer full. | <u> XU</u> | |
| 3Eh | REG2F7C | 7:0 | Default : 0x00 | Actess : RO | |
| (2F7Ch) | READ_HSD_OUT_CNT[7:0] | 7:0 | HSD output pixel count. | | |
| 3Eh | REG2F7D | 7:0 | Default: 0x00 | Access : RO | |
| (2F7Dh) | - | 7:4 | Reserved: | | |
| | READ_HSD_OUT_CNT[11:8] | 3.0 | See description of '2F7Ch'. | | |
| 3Fh | REG2F7E | 7.0 | Default : 0x00 | Access : RO | |
| (2F7Eh) | READ_VSD_OUT_CNT[7:0] | 7.0 | VSD output pixel count. | | |
| 3Fh | REG2F7F | 7:0 | Default : 0x00 | Access : RO | |
| (2F7Fh) | - | 7:3 | Reserved. | | |
| | READ_VSD_OUT_CNT[.0:8] | 2.0 | See description of '2F7Eh'. | | |
| 40h | REG2F80 | 7:0 | Default : 0x08 | Access : R/W | |
| (2F80h) | | 7.4 | Reserved. | | |
| | IP2_CSC_EN | 3 | IP2 CSC enable. | | |
| | · / // | 2 | Reserved | | |
| | RGB2YCBCR_EQ_SEL[1:0] | 1:0 | CSC coefficient select. | | |



IP1_S Register (Bank = 2F, Sub-Bank = 03)

| IP1_S Re | gister (Bank = 2F, Sub | -Bank | = 03) | |
|---------------------|------------------------|-------|--|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Wind 02: Register of IP1 Main Wind 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of IP2 Sub Wind 05: Register of DNR. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 07: Register of SNR. 10: Register of SCMI. 11: Register of SCMI. 12: Register of PEAKING. 14: Register of DLC. 26: Register of TDDI. 21: Register of TDDI. 22: Register of NVSP. 24: Register of PAFRC. 25: Register of XYYCC. 26: Register of DMS. | t. dow. dow. |
| | | | 27. Register of ACE2. | |
| 02 | REG2F04 | 7.0 | Default : 0x83 | Access : R/W |
| (2F04h) | NO_SIGNAL | A | Input source enable. 0: Enable. 1: Disable; output is free-run | |
| | AUTO_DETSRS[1:0] | 6:5 | Input Sync Type. 00: Auto detected. 01: Input is separated HSYN0 10: Input is Composite sync. 11: Input is sync-on-green (S | |
| | COMP_SRC | 4 | CSYNC/SOG select (only usef 0: CSYNC. 1: SOG. | • |
| | CSC_EN | 3 | Input CSC function. | |



| IP1_S Re | egister (Bank = 2F, Sub | -Bank | z = 03) | |
|---------------------|-------------------------|--------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 0: Disable (RGB -> RGB, default). 1: Enable (RGB -> YCbCr). | |
| | SOURCE_SELECT[2:0] | 2:0 | Input Source Select. 000: Analog 1. 001: Analog 2. 010: Analog 3. 011: DVI. 100: Video. 101: HDTV. 111: HDMI. | |
| 02h | REG2F05 | 7.0 | Default: 0x00 Access: R/W | |
| (2F05h) | FVDO_DIVSEL | 7 | Force Input Clock Divide Function. 0: Disable (Auto selected by h/W, used when input is video, default). 1: Enable (use 02h[14:12] as divider). | |
| | - VD_PORT_SEL | 6 F | Reserved. External VD Port. 0: Port 0. 1: Port 1. | |
| | VD_ITU | 4 | VD ITU656 out, and Digital In for scaler. | |
| | VDEXT_SYNMD | 3 | External VD Using Sync. 0: Sync is Generated from Data Internally. 1: Sync from External Source. | |
| | YCBCR_EN | 2 | input Source is YPbPr Fromat. | |
|) | VIDEO_SELECTIT;0] | 1/0 | Video Port Select. 00: External 8/10 bits video port. 01: Internal video decoder mode A. 10: External 16/20 bits video port. 11: Internal video decoder mode B. | |
| 03h | REG2F06 | 7:0 | Default : 0x18 Access : R/W | |
| (2F06h) | DIRECT_DE | 7 | Digital Input Horizontal Sample Range. 0: Use DE as sample range, only V position can be adjusted 1: Use SPRHST and SPRHDC as sample range, both H and V position can be adjusted. | |
| | DE_ONLY_ORI | 6 | DE Only. HSYNC and VSYNC are ignored. 0: Disable. 1: Enable. | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-----------------|-----|--|
| | VS_DLYMD | 5 | Input VSYNC Delay select. 0: Delay 1/4 input HSYNC. 1: No delay. |
| | HS_REFEG | 4 | Input HSYNC reference edge select. 0: From HSYNC leading edge. 1: From HSYNC tailing edge. |
| | VS_REFEG | 3 | Input VSYNC reference edge select. 0: From VSYNC leading edge. 1: From VSYNC tailing edge. |
| | EXTEND_EARLY_LN | 2 | Early Sample Line Select. 1. 8 lines. 1. 16 lines. |
| | VWRAP | 1 | Input image Vertical wrap. 0: Disable. 1: Enable. |
| | HWRAP | 0 | Input image Horizontal wrap. 0: Disable 1: Enable. |
| 03h | REG2F07 | 7:0 | Default: 0x80 Access: R/W |
| (2F07h) | FRCV | | Source Sync Enable. 1: Display will adaptive follow the Source. If Display Select this source. 0: Display Free Run. If Display Select this source. |
|)\ \{ | AUTO_UNLOCA | 67 | Auto Lost Sync Detect Enable. When Mode Change,. The Sync Process for this window will be stop until. Set Source Sync Enable = 1 again. This is the. Backup solution for Coast. |
| | FREE_FOLLOW | 5 | No memory bank control (used when FRCV= 1). |
| | FRC_FREEMD | 4 | Force output odd/even toggle when. 2DDi for interlace input |
| | DATA10BIT | 3 | Set 10 bit input mode. |
| | DATA8_ROUND | 2 | Use rounding for 8 bits input mode. |
| | VD16_C_AHEAD | 1 | Video 16 bit mode fine tune Y/C order. |
| | RESERVED | 0 | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|-------------------|-----|--|--|
| 04h | REG2F08 | 7:0 | Default: 0x01 | Access : R/W |
| (2F08h) | SPRANGE_VST[7:0] | 7:0 | Image vertical sample s | start point, count by input HSYNC. |
| 04h | REG2F09 | 7:0 | Default : 0x00 | Access : R/W |
| (2F09h) | - | 7:3 | Reserved. | |
| | SPRANGE_VST[10:8] | 2:0 | See description of '2F0 | Bh'. |
| 05h | REG2F0A | 7:0 | Default : 0x01 | Access : R/W |
| (2F0Ah) | SPRANGE_HST[7:0] | 7:0 | Image horizontal sampl | e start point, count by input HSYN(|
| 05h | REG2F0B | 7:0 | Default: 0x00 | Access : R/W |
| (2F0Bh) | - | 7:3 | Reserved. | |
| | SPRANGE_HST[10:8] | 2.0 | See description of '2F0A | Ah'. |
| 06h | REG2F0C | 7.0 | Default: 0x10 | Access : R/W |
| (2F0Ch) | SPRANGE_VDC[7:0] | 7.0 | Image vertical resolution by line). | n (vertical display enable area cour |
|)6h | REG2F0D | 7:0 | Default 0x00 | Access : R/W |
| (2F0Dh) | - | 7:3 | Reserved. | |
| | SPRANCE_VDC[10:8] | 2:0 | See description of '2F00 | Ch' |
| 07h | REG2F0E | 7:0 | Default : 0x10 | Access : R/W |
| (2F0Eh) | SPRANGE_HDC[7:0] | 7.0 | | |
| 07h | REG2F0F | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Fh) | | 7:3 | Reserved. | <u>, </u> |
| 12 | SPRANGE_NDC[10.8] | 2:0 | See description of '2F0E | Ēh'. |
| 081 | REG2F10 | 7.0 | Default : 0x20 | Access : R/W |
| (2F10h) | FOS (DCNT_MD | 7 | Force Ext VD count adju 0: Disable. 1: Enable. | ustment Mode. |
| | VDCNT[1:0] | 6:5 | VD count for adjusting of first pixel UV order. 00: Normal. 01: 1. 10: 2. 11: 3. | order of UV, count from Hsync to |
| | VD_NOMASK | 4 | EAV/SAV Mask for Video 0: Mask. 1: No mask. | 0. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|-----|--|--|
| | IHSU | 3 | Input Hsync Usage. When ISEL = 000 or 001 or 010:(ADC). 0: Use Hsync to perform mode detection, HSOUT from ADC to sample pixel. 1: Use Hsync only. When ISEL = 011:(DVI). 0: Normal. 1: Enable DE Ahead/Delay adjust. When ISEL = 100:(VD). 0: Normal. 1: Output Black at blanking. | |
| | INTLAC LOCKAVG | | Field time average (Interlace Lock Position Average). | |
| | VDO_YC_SWAP | | Y/C Swap (only useful for 16/20-bit video inputs). 0: Normal. 1: Y/C swap. | |
| | VDO_ML_SWAP | 0 | MSB/LSB Swap: 0: Normal. 1: MSB/LSB swap. | |
| 08h | REG2F11 | 7:0 | Default: 0x00 Access: R/W | |
| (2F11h) | YDCLK_INV - YPBPR_HS_SEPMD | 6 5 | External VD Port 0 Clock Inverse. Reserved. YPbPr HSYNC Select Mode to Mode Detector. 0: Use Separate Hs for Coast Period. 1: Use PLL Hsout for Coast Period. | |
| | - | 4 | Reserved. | |
| | VDCLK_DLY[3:0] | 3:0 | External VD Port 0 Clock delay. | |
| 09h (2F12h) | REG2F12 | 7:0 | Default : 0x00 Access : R/W | |
| (2. 127) | CSC_DITHEN INTLAC_DET_EDGE | 6 | CSC Dithering Enable when 02h[3]= 1. Interlace detect Reference Edge. 0: Leading edge. 1: Tailing edge. | |
| | FILED_ABSMD | 5 | Interlace detect using Middle Point Method. (03h[5]= 0 is better). | |
| | INTLAC_AUTO | 4 | Interlace /Progressive Manual Switch mode. 0: Auto Switch VST(04), VDC (06). 1: Disable Auto Switch VST(04), VDC(06). | |
| | Y_LOCK[3:0] | 3:0 | Early Sample Line for Capture Port Frame information | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|------------------|------------------|-----|--|--|
| | | | Switch. 0000: 8 Line Ahead from 0001: 1 Line Ahead from 0010: 2 Line Ahead from 0011: 3 Line Ahead from | n SPRange_Vst. n SPRange_Vst. n SPRange_Vst. |
| 0Ah | REG2F14 | 7:0 | Default: 0x00 | Access: R/W |
| (2F14h) | IP_INT_SEL[7:0] | 7:0 | No load (Reserved). | |
| 0Bh | REG2F17 | 7:0 | Default 0x00 | Access : R/W |
| (2F17h) | H_MIR | 7 | H Mirror Enable. | • |
| | - | 6:0 | Reserved. | |
| 0Ch | REG2F18 | 7:0 | Default : 0x00 | Access: R/W |
| (2F18h) | - | 7:2 | Reserved | |
| | AUTO_INTLAC_INV | 1 | Auto Filed Switch Mode | Filed Inverse. |
| | AUTO_INTLAC_MD | 0 | Auto Field Switch Mode | for Vtt = $2N+1$ and $4N+1$. |
| 0Ch | REG2F19 | 7:0 | Default : 0x00 | Access : R/W |
| (2F19h) | CS_DET_CNT[7:0] | 7.0 | Composite Sync Separat 0: HW Auto Decide. 1: SW Program. | Decision Count. |
| 0Dh | REG2F1A | 7:0 | Default: 0x00 | Access : R/W |
| (2F1Ah) | OVERSAP_EN | 7 | FIR Down Sample Enable FIR Purpose. 0: No down, 5 tap suppo 1: Down Enable, ratio / f | |
| | OVERSAP_PHS[2:0] | 6.4 | FIR Down Sample Divide | er Phase. |
| * | OVERSAP_CNT[3:0] | 3:0 | after FIR Purpose. 0: No down, 5 tap. 1: 2 to 1 down, 11 tap. else: Reserved. | er, for FIR Double rate 2x -> 1x et to 0 and OverSap_En = 1 will |
| 0Eh | REG2F1C | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2F1Ch) | ATG_HIR | 7 | Max value flag for R cha 0: Normal. | nnel (Read Only). |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|-------------|------|--|--|
| | | | 1: Max value (255) value wh ATG_Data_MD = 0. Output over max value (255 ATG_Data_MD = 1 | |
| | ATG_HIG | 6 | Max value flag for G channe 0: Normal. 1: Max value (255) value wh ATG_Data_MD = 0. Output over max value (255 ATG_Data_MD = 1. | nen. |
| | ATG_HIB | SI C | Max value flag for B channel 0: Normal. 1: Max value (255) value wh ATG_Data_MD = 0. Output over max value (255 ATG_Data_MD = 1. | nen. |
| | ATG_CALMD | 4 | ADC Calibration Enable. 0: Disable. 1. Reserved. | |
| | ATG_DATA_MD | 3/ | Auto Gain Result selection. 0: Output has max/min valu 1: Output is overflow/underl | |
| 1 | ATG_HISMD | 2 | Auto Gain Mode. 0: Normal mode (result will 1 History mode (result remain). | be cleared every frame). ains not cleared till ATG_En = |
| <i>)</i> | ATG_READY | i | Outo Gain Result Ready. 0: Result not ready. 1: Result ready. | |
| X | ATG_EN | 0 | Auto Gain Function Enable. 0: Disable. 1: Enable. | |
| DEh | REG2F1D | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2F1Dh) | ATG_10BIT | 7 | Auto gain 10bits mode. | |
| | AV_DET | 6 | AV Detect for Cb Cr. 0: CbCr Range is define by CYCbCr_En. 1: Cb Cr Min is define in 89 | |



| Index (Absolute | Mnemonic e) | Bit | Description |
|--------------------|----------------|-----|---|
| | | | Cb Cr Max is define in 8A ATP_TH. |
| | - | 5:3 | Reserved. |
| | ATG_UPR | 2 | Min value flag for R channel. 0: Normal. 1: Min value present when ATG_CalMD = 0. ATG_Data_MD = 0. Calibration result (needs to decrease offset) when ACE = 1. |
| | ATG_UPG | 1 | Min value flag for G channel. 0: Normal. 1: Min value present when ATG_CalMD = 0, ATG_Data_MD = 0. Calibration result (needs to decrease offset) when ACE = 1. |
| | ATG_UPB | 0 | Min value flag for B channel. 0: Normal. 1: Min value present when ATG_CalMD = 0, ATG_Data_MD = 0. Calibration result (needs to decrease offset) when ACE = 1. |
| 0Fh | REG2F1E | 7:0 | Default: 0x00 Access: R/W |
| (2F1Eh) | AUTO_COAST | 7 | Auto Coast enable when mode change. 0: Disable. 1: Enable. |
| | OP2_COAST | 6 | . Coast Status (Read only). Coast is inactive. Coast is active (free run). |
| K | ATPS EL[1:0] | 5:4 | Auto Phase Value Select (read from registers 0x8C~0x8F). 00: R/G/B total value. 01: Only R value. 10: Only G value. 11: Only B value. |
| | PIP_SW_DOUBLE | 3 | Double Sample for. 1. VD. 2. Ext VD 656 Format. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------|-----|---|---------------------------------|
| | | | 3. Ext 444 Format. The Purpose is to provide 2X For FIR Down Sample, and gi | |
| | ATGSEL[2:0] | 2:0 | Select Auto Gain Report for R 000: Minimum R value. 001: Minimum G value. 010: Minimum G value. 011: Maximum R value. 100: Maximum G value. 101: Maximum B value. 11x: Reserved. | eg 7D. |
| 10h | REG2F20 | 7.0 | Default: 0x00 | Access : RO, R/W |
| (2F20h) | JIT_R | | Jitter function Left / Right res 0: Left result. 1: Right result | ult for 86h and 87h. |
| | JIT_SWCLR_SB | 6 | Jitter Software clear. 0: Not clear. 1: Clear. | |
| | JITTER_HISMD | 4 | Jitter function Mode. 0: Update every frame. 1: Keep the history value. | |
| | JITTER /// | 3 | JITTER function Result. 0: No JITTER. 1: JITTER present. | |
| ان | ATS (HISMD | 3 | Auto position function Mode. 0: Update every frame. 1: Keep the history value. | |
| | ATS_READY | 1 | Auto position result Ready. 0: Result ready. 1: Result not ready. | |
| | ATS_EN | 0 | Auto position function Enable 0: Disable. 1: Enable. Disable-to-enable needs at least to settle. | ast 2 frame apart for ready bit |
| 10h | REG2F21 | 7:0 | Default : 0x00 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|---------------|---------------------------|------------|--|-------------|
| (Absolute) | | | | |
| (2F21h) | THOLD[3:0] | 7:4 | Auto position Valid Data Value | |
| | | | 0000: Valid if data >= 0000 | |
| | | | 0001: Valid if data >= 0001 0010: Valid if data >= 0010 | |
| | | | &. | • 0000. |
| | | | 1111: Valid if data >= 1111 | 0000. |
| | - | 3:1 | Reserved. | |
| | ATS_PIXMD | 0 | Auto Positoin Force Pixel Mod | e. |
| | | | 0: De or Pixel decide by the S | Source. |
| | | | 1. Force Pixel Mode. | |
| .1h 25225\ | REG2F22 | 7:0 | Default: 0x00 | Access : RO |
| 2F22h) | ATGSEL_VALUE[7:0] | 0: | Aoto Gain Value. | |
| .1h | REG2F23 | 7:0 | (selected by register 0 h[2:0] | |
| 111 2F23h) | KEG2F23 | | | Access : RO |
| , | ATCCEL VALUE [0.0] | 7:2 | Reserved. | |
| .2h | ATGSEL_VALUE[9:8] REG2F24 | 1:0 | See description of '2F22h'. | Access : DO |
| .zn 2F24h) | | 7:0 | Default: 0x00 | Access : RO |
| .2h | ATS_VSTDBUF[7_0] REG2F25 | 7.0 7.0 | Auto position detected result Default: 0x00 | Access : RO |
| 2F25h) | REG2F25 | | | Access : RO |
| | ATS_VSTDBUF[10:8] | 7:3 2:0 | Reserved. | |
| 24 | REG2F26 | | See description of '2F24h'. Default: 0x00 | Access : DO |
| 21 26h) | ATS_HSTDBUF[7.0] | 7:0 | Auto position detected result | Access : RO |
| | REG2F27 | | Default : 0x00 | Access : RO |
| .3h 2F27h) | REG2F27 | 7.0 | Reserved. | Access : RO |
| , | ATS_HSTDBUF[11:8] | 3:0 | See description of '2F26h'. | |
| 4h | REG 2F28 | 7:0 | Default : 0x00 | Access : RO |
| 2F28h) | ATS_VEDDBURTZ:0 | 7:0 | Auto position detected result | |
| 4h | REG2F29 | 7:0 | Default : 0x00 | Access : RO |
| 2F29h) | - | 7:3 | Reserved. | 1 |
| | ATS_VEDDBUF[10:8] | 2:0 | See description of '2F28h'. | |
| 5h | REG2F2A | 7:0 | Default : 0x00 | Access : RO |
| 2F2Ah) | ATS_HEDDBUF[7:0] | 7:0 | Auto position detected result | |
| .5h | REG2F2B | 7:0 | Default : 0x00 | Access : RO |



| Index (Absolute | Mnemonic | Bit | Description | |
|--------------------|-------------------|-----|--|--|
| (2F2Bh) | - | 7:4 | Reserved. | |
| | ATS_HEDDBUF[11:8] | 3:0 | See description of '2F2 | 2Ah'. |
| l6h | REG2F2C | 7:0 | Default : 0x00 | Access : RO |
| 2F2Ch) | REG_JLST[7:0] | 7:0 | | Left/Right most point state and on 10h[7] (default - 7ffh). |
| 6h | REG2F2D | 7:0 | Default 0x00 | Access : RO |
| 2F2Dh) | - | 7:4 | Reserved | |
| | REG_JLST[11:8] | 3:0 | See description of '2F2 | 2Ch'. |
| 7h | REG2F2E | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Eh) | - | 7:6 | Reserved. | |
| | L12_LIMIT_EN | 5 | Background Noise redu 0: Disable. 1: Enable | action Enable. |
| | HIPX_LIMIT_EN | 4 | High level Noise reduc 0. Disable. 1: Enable | tion En <mark>a</mark> ble. |
| | - PIX_TH[2:0] | 2.0 | Reserved. Auto Noise Level 111: Noise level = 16 | |
| .8h | REG2F30 | 7:0 | Default: 0x01 | Access : R/W |
| 2F30h) | ATP_GTH[7:0] | 7:0 | Auto Phase Gray scale ATPN[31:24] = 0. | Threshold for ATP[23:16] when |
| .8h | REG2F31 | 7:0 | Default : 0x10 | Access : R/W |
| 2 F 31h) | ATP_TH[7:0] | 7.0 | Auto Phase Text Thres | shold for ATP[31:24]. |
| 9h | REG2F32 | 7.0 | Default : 0x00 | Access : RO, R/W |
| 2F32h) | | 7 | Reserved. | |
| X | ATP_GRY | 6 | Auto Phase Gray scale | detect (Read Only). |
| | ATP_TXT | 5 | Auto Phase Text detect (Read Only). | |
| | ATPMASK[2:0] | 4:2 | Auto Phase Nose Mask 000: Mask 0 bit, defau 001: Mask 1 bit. 010: Mask 2 bit. 011: Mask 3 bit. | |
| | | | 100: Mask 4 bit. 101: Mask 5 bit. | |



| Index (Absolute) | Mnemonic) | Bit | Description | | |
|---------------------|---|-----|---|----------------------------------|--|
| | | | 110: Mask 6 bit. | | |
| | | | 111: Mask 7 bit. | | |
| | ATP_READY | 1 | Auto Phase Result ready. | | |
| | | | 0: Result not ready. | | |
| | ATD EN | 0 | 1: Result ready. | No. | |
| | ATP_EN | 0 | Auto Phase function Er at 0: Disable | ole. | |
| | | | 1: Enable. | | |
| LAh | REG2F34 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F34h) | ATP[7:0] | 7:0 | Auto Phase Value. | | |
| LAh | REG2F35 | 7:0 | Default: 0x00 | Access : R/W | |
| (2F35h) | ATP[15:8] | 7.0 | See description of '2F34h | | |
| 1Bh | REG2F36 | 7.0 | Default: 0x00 | Access: R/W | |
| (2F36h) | ATP[23:16] | 7:0 | See description of '2F34h | | |
| LBh | REG2F37 | 7:0 | Default: 0x00 | Access R/W | |
| (2F37h) | ATP[31:24] | 7.0 | See description of '2F34h | <u>'</u> . | |
| .Ch | REG2F38 | 7:0 | Default : 0x00 | Access : RO, R/W | |
| (2F38h) | LB_TUNE_READY | 7 | Input VSYNC Blanking Status. | | |
| | | | 0: In display. | | |
| | \ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \ | | 1: In blanking. | | |
| | DELAYLN_NUM[2:0] | 6:4 | · | V Start for Input Trigger Point. | |
| | | 3:2 | Reserved. | | |
| | UNDERRUN | 1 | Under run status for FIFC |). | |
| | OVERRUN | • | Over run status for FIFO. | | |
| Dh | REG2F3A | 7.0 | Default : 0x05 | Access: R/W | |
| (2F3Ah) | - | 7 | Reserved. | | |
| X | DE LOCKH_MD | 6 | DE Lock H Postion Mode. | | |
| | HSTOL[5:0] | 5:0 | HSYNC Tolerance for Mode Change. | | |
| | | | 5: Default value. | | |
| LDh | REG2F3B | 7:0 | Default : 0x01 | Access : R/W | |
| (2F3Bh) | VDO_VEDGE | 7 | Interlace mode VSYNC re | eference edge. | |
| | RAW_VSMD | 6 | Bypass mode Raw VSYNC output from SYNC Sepertator. | | |
| | HTT_FILTERMD | 5 | Auto No signal Filter mode. | | |
| | | | Disable. Enable (update Htt after 4 sequential lines over | | |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|-----------------|-----|---|--|
| | | | tolerance). | |
| | AUTO_NO_SIGNAL | 4 | Auto No signal Enable. This Will Auto Set Current Bank 02[7] = 1 if Mode Change | |
| | VS_TOL[3:0] | 3:0 | VSYNC Tolerance for Mode Change. 1: Default value. | |
| 1Eh | REG2F3C | 7:0 | Default: 0x00 Access: RO, R/W | |
| (2F3Ch) | SOG_OFFMUX[1:0] | 7:6 | Off Line SOG source select. 00: Select analog 1 SOG. 01: Select analog 2 SOG. 10: Select analog 3 SOG. | |
| | IPHCS0_ACT | 5 | Analog 1 HSYNC Pin Active. | |
| | IPHCS1_ACT | 4 | Analog 2 HSYNC Pin Active. | |
| | IPHS_SB_S | | Input normalized HSYNC pin Monitor. Show input HSYNC pin directly. (Active Low). | |
| | IPVS_SB_S | 2 | Input normalized VSYNC pin Monitor. Show input VSYNC pin directly. (Active Low). | |
| | OPHS | 7 | Output normalized HSYNC pin Monitor. Show output HSYNC pin directly. (Active Low). | |
| 9 | OPVS | 0 | Output normalized VSYNC pin Monitor. Show output VSYNC pin directly. (Active Low). | |
| lEh . | REG2F3D | 7.0 | Default : 0x00 Access : RO | |
| 2 F3Dh) | IPVS_ACT | 7 | Input On Line Source VSYNC Active. 0: Not active. 1: Active. | |
| × | IPHS_ACT | 6 | Input On Line Source HSYNC Active. 0: Not active. 1: Active. | |
| | CS_DET | 5 | Composite Sync Detected status. 0: Input is not composite sync. 1: Input is detected as composite sync. | |
| | SOG_DET | 4 | Sync-On-Green Detected status. 0: Input is not SOG. 1: Input is detected as SOG. | |



| Index | Mnemonic | Bit | Description | |
|----------------|--------------------|----------|---|----------------------------------|
| (Absolute) | Milemonic | BIL | Description | |
| | INTLAC_DET | 3 | Interlace / Non-interlace de | tecting result by this chip. |
| | | | 0: Non-interlace. | |
| | | | 1: Interlace. | |
| | FIELD_DET | 2 | Input odd/even field detecti | ng result by this chip |
| | | | 0: Even. | |
| | LICDOI | - | 1: Odd. | Constant data di constituto |
| | HSPOL | 1 | this chip. | C polarity detecting result by |
| | | | 0: Active low | |
| | | | 1. Active high. | |
| | VSPOL | 0 | Input On Line Source VSYNC | polarity detecting result by thi |
| | | • | chip. | |
| | | | 0: Active low. | |
| | | | 1: Active high. | |
| 1Fh (2525b) | REG2F3E | 7:0 | Default: 0x00 | Access R/W |
| (2F3Eh) | VTT[7:0] | 7:0 | Input Vertical Total, count b | |
| 1Fh (2525h) | | | Access : R/W | |
| (25511) | VS_PW_VDOMD | 7 | VSYNC Raw Pulase W dth fo | Measurement. |
| | | 6 | Reserved. | |
| | HSPW_SEL | 5 | Vsync Pulse Width Read Eng | |
| | X | 1.2 | The Report is shown in Curr | ent Bank 22. |
| ~ // | | 4:3 | Reserved. | |
| | VTT[10:8] | 2:0 | See description of '2F3Eh'. | |
| 20h (2F40h) | REG2F40 | 7:0 | Default : 0x00 | Access: R/W |
| - | HTT_FOR_READ[7:0] | 7:0 | Input Horizontal Period, cou | |
| 20h | REG2F41 | 7:0 | Default : 0x00 | Access: R/W |
| (2F41h) | LN4_DETMD | 7 | Input HSYNC period Detect | Mode. |
| | | | 0: 1 line. 1: 8 lines. | |
| | TEST_CSHTT | 6 | | |
| | TEST_CONT | | Report Sync Seperator Htt by E5, E4. 0: Htt Report by Mode Detector. | |
| | | | 1: Htt Report by Sync Seper | |
| | HTT_FOR_READ[13:8] | 5:0 | See description of '2F40h'. | |
| 21h | REG2F42 | 7:0 | Default : 0x00 | Access : R/W |
| (2F42h) | FIELD_SWMD | 7 | Shift Line Method When Fiel 0: Old method. | ld Switch. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-------------------|-----|---|
| | | | 1: New method. |
| | COAST_HS_SEPMD | 6 | HSYNC in coast for Data Capture. 0: HSOUT (recommended). 1: Re-shaped HSYNC. |
| | USR_VSPOL | 5 | User defined input VSYNC Polarity, active when USR_VSPOLMD = 1. 0: Active low. 1: Active high. |
| | USR_VSPOLMD | 4 | Input VSYNC polarity judgment. 7: Use result of internal circuit detection. 1: Defined by user (Usr_VsRol) |
| | USR_HSPOL | 3 | User defined input HSYNC Polarity, active when USR_HSPOLMD = 1. 0: Active low. 1: Active high. |
| | USR_HSPOLMD | 2 | Input HSYNC polarity judgment 0: Use result of internal circuit detection. 1: Defined by user (Usi_HsPol). |
| | USR_INTLAC | | User defined non-interlace/interlace, active when USR_INTLACMD = 1. 0: Non-interlace 1: Interlace. |
| 1 | USR_INTLACMD | 0 | Interlace judgment. 0: Use result of internal circuit detection. 1: Defined by user (Usr_IntLac). |
| 21 | REG2F43 | 7.0 | Default: 0x00 Access: R/W |
| (2F43h) | MENSYN_TO_VS[1:0] | 7.6 | Memory control Switch Method. 00: Sample V End. 01: Sample V Start. 10: Sample V Start Ahead by Current Bank 09[3:0]. 11: Sample V Start Ahead by Current Bank 09[3:0] x 2. |
| | DE_ONLY_ATT_CHGMD | 5 | DE Only mode Htt Change status mode. 0: Mode Change Provide in data clock Domain. 1: Mode Change Provide in data clock and Fix Clock Domain (recommended). |
| | DE_ONLY_HTT_SRC | 4 | DE Only mode Htt Report Source. 0: Form Input DE. 1: From Re-generated DE. |



| Index (Absolute) | Mnemonic | Bit | Description |
|------------------|----------------------|-----|---|
| (Absolute) | ADC_VIDEO_FINV | 3 | Component Video Field Inversion When. ADC_Video = 1 for Data Align. 0: Normal. 1: Invert. |
| | EXT_FIELDMD | 2 | Video External Field. 0: Use result of internal circuit detection. 1: Use external field. |
| | FIELD_DETMD | 1 | Interlace Field detect method select. 0: Use the HSYNC numbers of a field to judge. 1. Use the relationship of VSYNC and HSYNC to judge. |
| | FIELD_INV | | Interlace Field Invert 0: Normal. 1: Invert. |
| 22h | REG2F44 | 7:0 | Default : 0x00 Access : RO |
| (2F44h) | HSPW[7:0] | 7:0 | Pulse Width Report. If Current Bank HSPW_sel (1F[13]) = 0, Report HSYNC. If Current Bank HSPW_sel (1F[13]) = 1, Report VSYNC. |
| 23h | REG2F46 | 7:0 | Default: 0x1E Access: R/W |
| (2F46h) | DVICK_WIDTH[7:0] | 20 | DVI clock detection threshold, see Cah for usage (default 0x1E). Cah[6] = 0: DVI clock is OK, Freq(DVI) > Freq(xtal) * 23h/128. Cah[6] = 1: DVI clock is missing, Freq(DVI) < Freq(xtal) * 23h/128. Where Ebh default to 0x1E(30). |
| 23 | REG2F47 | 7.0 | Default: 0x00 Access: RO, R/W |
| (2F47h) | VD_FREE MIN_VTT[6:0] | 6:0 | Video in Free Run Mode (Read Only). Minimum Vtt. When detected Vtt < MIN_VTT[6:0] x 16, into the video interlace freerun mode. |
| 24h | REG2F48 | 7:0 | Default: 0x00 Access: R/W |
| (2F48h) | VS_SEP_SEL | 7 | SYNC Seperator VSYNC for Mode Detect. 0: RAW VSYNC (H / V Relationship is Keep for Interlace Detect). 1: HSYNC Align VSYNC (H / V Relationship is lose for Interlace Detect). |
| i e | | | |



| | egister (Bank = 2F, Sub | | _ | |
|------------------|--|-----|---|---------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | (VIDEO_D1L_H + Video_D1 | IL_L) =. |
| | | | 00: Delay 1 Line for Anothe | r Field. |
| | | | 01: Delay 2 Line for Anothe | |
| | | | 10: Delay 3 Line for Anothe | |
| | | | 11: Delay 4 Line for Anothe | er Field. |
| | ADC_VIDEO | 5 | ADC Input Select | |
| | | | 0: PC Source. | |
| | | | 1: Component Video. | |
| | VIDEO_D1L_L | 4 | Component Video Delay Lin | |
| | | | Video_D1L_H + VIDEO_D1 | |
| | | | 01: Delay 2 Line for Anothe | |
| | | | 10: Delay 3 Line for Anothe | |
| | X | | 11: Delay 4 Line for Anothe | |
| | CS_CUT_MD | 3 | Composite SYNC cut mode. | |
| | 55_55 (_1.5 | | (Test Purpose) | |
| | | | 0: Disable. | |
| | | • | 1: Enable. | |
| | EXTVS_SEPINV | 2 | external VSYNC polarity (only used when Coast_SrcS is 1 | |
| | | | 0: Normal. | |
| | | | 1: Invert. | |
| | COAST_SRC | 1 | Coast VSYNC Select. | |
| | | | 0: Internal Seperated VSYN | ` ' |
| | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | 1: External VSYNC.(Test Pu | rpose). |
| | COAST_POL | 0 | Coast Polarity to PAD. | |
| 24 | REG2F49 | 7 0 | Default : 0x00 | Access : R/W |
| (2 F49h) | COAST_FBD[7:0] | 7:0 | Front tuning. | |
| | | | 00: Coast start from 1 HSY | NC leading edge. |
| | | | | NC leading edge, default value. |
| | | | &. 254.6 | IOVAIC I III I |
| | | | 254: Coast start from 255 HSYNC leading edge. 255: Coast start from 256 HSYNC leading edge. | |
| 25h | REG2F4A | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Ah) | COAST_BBD[7:0] | 7:0 | End tuning. | , 130000 i i i j |
| - / | CONST_DBUTTOJ | 7.0 | 00: Coast end at 1 HSYNC leading edge. | |
| | | | 01: Coast end at 2 HSYNC leading edge, default value. | |
| | | | 8. | 5 5, |
| | | | 254: Coast end at 255 HSY | NC leading edge. |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|-----------------|-----|---|-----------------------------|
| | | | 255: Coast end at 256 HSYNC leading edge. | |
| 26h | REG2F4C | 7:0 | Default: 0x00 | Access : R/W |
| (2F4Ch) | GR_DE_EN | 7 | DE or HSYNC post Glito 0: Disable. 1: Enable. | th removal function Enable. |
| | FILTER_NUM[2:0] | 6:4 | DE or HSYNC post Glitch Analog:. 000: 0 XTAL clock. 001: 1 XTAL clock. 010: 2 XTAL clock. 11: 7 XTAL clock. DVI:. 000: 0x8 input clock. 010: 1x8 input clock. 010: 2x8 input clock. | h removal Range. |
| | GR_HS_VIDEO | 3 | 111: 7x8 input clock. Input HSYNC Filter. When input source is a construction. I: Filter on. When input source is Do: Normal. I: More tolerance for u | VI:. |
| N | GR_EN | 2 | Input sync sample mod Normal. 1: Glitch-removal. | le. |
| HVTT_LOSE_MD | | 1 | Htt/Vtt Lost Mode for II 0: By counter overflow. 1: By counter overflow (E1[7:6]). (recommand). | |
| | IDCLK_INV | 0 | Capture Port Sample Cl 0: Normal. 1: Invert. | LK Invert. |
| 27h | REG2F4E | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Eh) | AFT | 7 | ATP Filter for Text (4 fr 0: Disable. 1: Enable. | rames). |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|-----------------------|--------------------|---|----------------------------------|
| | IDHTT | 6 | DE only mode HTT count by | IDCLK. |
| | | | 0: Disable. | |
| | | | 1: Enable. | |
| | VSGR | 5 | VSYNC glitch removal with li | ne less than 2 (DE Only). |
| | | | 0: Disable. 1: Enable. | *O |
| | VSP | 4 | VSYNC Protect with V total (| DE Only). |
| | | | 0: Disable | |
| | | | 1: Enable. | |
| | - | 3 | Reserved | • |
| | DEGP | 2 | DE only mode Glitch Protect | for position. |
| | | | Disable. | |
| | | | 1: Enable. | |
| | - | 1:0 | Reserved. | \bigcirc |
| 29h | REG2F52 | 7:0 | Default : 0x00 | Access RO, R/W |
| (2F52h) | VS_SEP_SEL_1 | 7 | New Interface Detect Method for a field. | d by Big and Small line count |
| V | VS_SEP_SEL_0 | 6 | Hardware Auto Vsync Start I | ne Method Select. |
| | INTLAC_DET_MODE[1:0] | 5' | Interlace detect mode. | |
| | | $X_{\cdot, \cdot}$ | 00: Off. | |
| | U X | | 01: Only for line total number | er is even. |
| | | | 10: All case. 11: Off. | |
| M | EUP_AU_HDTV_DET | 3 | Europe/Australia 1080i HDT\ | / Detect |
| | EUP_HDTV_DET | | EUROPE 1080i HDTV Detect. | |
| | EUP AUTOFIELD | | EUR/AUS 1080i HDTV Auto F | |
| | EUP HOTV | 0 | EUR/AUS 1080i HDTV Force | |
| 29h | REG 2F53 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2F53h) | LOCK2LOCK_REPORT[3:0] | 7:4 | | int for Interlace Auto-Correct. |
| | - | 3:1 | Reserved. | interior interiore yides correct |
| | ATRANGE EN | 0 | Auto Range Enable. | |
| | 7110 1110 1110 | | 0: Define Automatically. | |
| | | | 1: Define by Current Bank 2a | a-2b. |
| 2Ah | REG2F54 | 7:0 | Default : 0x00 | Access : R/W |
| (2F54h) | ATRANGE_VST[7:0] | 7:0 | Auto Function (Position, Gair count by input HSYNC. | n Phase) vertical start point, |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|------------------------|-------------------|-----|---|-----------------------------------|
| 2Ah | REG2F55 | 7:0 | Default : 0x00 | Access : R/W |
| (2F55h) | - | 7:3 | Reserved. | |
| | ATRANGE_VST[10:8] | 2:0 | See description of '2F54h'. | |
| 2Bh | REG2F56 | 7:0 | Default : 0x00 | Access : R/W |
| (2F56h) | ATRANGE_HST[7:0] | 7:0 | Auto Function (Position, Gocunt by input dot clock. | ain Phase) horizontal start point |
| 2Bh | REG2F57 | 7:0 | Default: 0x00 | Access: R/W |
| (2F57h) | - | 7:3 | Reserved. | |
| | ATRANGE_HST[10:8] | 2:0 | See description of '2F56h'. | |
| 2Ch | REG2F58 | 7:0 | Default : 0x00 | Access : R/W |
| (2F58h) | ATRANGE_VDC[7:0] | 0.0 | Auto Function (Position, Goount by input HSYNC) | ain Phase) vertical resolution, |
| 2Ch | REG2F59 | 7:0 | Default 0x00 | Access: R/W |
| (2F59h) | - | 7:3 | Reserved | |
| | ATRANGE_VDC[10:8] | 2:0 | See description of '2F58h'. | |
| 2Dh | REG2F5A | 7:0 | Default: 0x00 | Access : R/W |
| (2F5Ah) | ATRANGE_HDC[7:0] | 7:0 | Auto Function (Position, G | ain Phase) horizontal resolution |
| | | | count by input dot clock. | |
| 2Dh | REG2F5B | 7:0 | Default : 0x00 | Access: R/W |
| (2F5 <mark>Bh</mark>) | | 7:3 | Reserved. | |
| | ATRANGE_HDC[10:8] | 2:0 | See description of '2F5Ah'. | 1 |
| 2Eh | REG2F5C | 7:0 | Default : 0x00 | Access: R/W |
| (2F5Ch) | - | 7.2 | Reserved. | |
| | GOP_CLK_FREE | 1 | GOP clock gating enable. | |
| | | | 0: Can gate the GOP clock | |
| • | | | 1: Don't gate the GOP cloc | CK. |
| | 1P2_CLK_GATE_EN | 0 | IP2 clock gating enable. | |
| | | | 0: Don't gate the idclk. 1: Can gate the idclk. | |
| 30h | REG2E60 | 7:0 | Default : 0x00 | Access : R/W |
| (2F60h) | INSERT_NUM[7:0] | 7:0 | Vsync INSERT_NUMber_of | fset. |
| 30h | REG2F61 | 7:0 | Default : 0x00 | Access : R/W |
| (2F61h) | INSERT_SEL | 7 | Vsync insert_number_offse | <u>-</u> |
| | _ | 6:3 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|--|---------------------------|
| | INSERT_NUM[10:8] | 2:0 | See description of '2F60h' | • |
| 31h | REG2F62 | 7:0 | Default: 0x00 | Access: R/W |
| (2F62h) | LOCK_NUM[7:0] | 7:0 | Vsync LOCK_NUMber_offs | set. |
| 31h | REG2F63 | 7:0 | Default : 0x00 | Access : R/W |
| (2F63h) | LOCK_SEL | 7 | Vsync lock_number_offse | t enable. |
| | - | 6:3 | Reserved. | |
| | LOCK_NUM[10:8] | 2:0 | See description of '2F62h' | |
| 32h | REG2F64 | 7:0 | Default: 0x00 | Access : R/W |
| (2F64h) | VLOCK[7:0] | 7:0 | VLOCK | |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : R/W |
| (2F65h) | MEMSYN_TO_VS_NEW[1:0] | 7.6 | Memory control Switch Months of the Months o | ethod. |
| | | | 10: Sample V end delay 3 | |
| | - | 5:3 | Reserved. | |
| | AUTO_NOS_HV_LOSE | - 2 | Auto no signal set enable | when H/V sync at the same |
| | AUTO_NOS_V_LOSE | 1 | Auto no signal set enable | when V sync lose. |
| | AUTO_NOS_H_LOSE | 0 | Auto no signal set enable | when H sync lose. |



IP2_S Register (Bank = 2F, Sub-Bank = 04)

| IP2_S Re | egister (Bank = 2F, Sub | -Bank | = 04) | |
|---------------------|-------------------------|-------|--|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Wind 02: Register of IP2 Main Wind 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. 10: Reserved. 0C: Register of SNR. 0F: Register of SVOP. 10: Register of SCMI. 18: Register of ACE. 19: Register of DLC. 20: Register of DLC. 21: Register of DLC. 22: Register of TDDI. 23: Register of TDDI. 23: Register of PAFRC. 25: Register of DMS. 27: Register of DMS. | dow. dow. ow. |
| | | | - | T |
| 01 | REG2F02 | 7.0 | Default : 0x00 | Access : R/W |
| (2 F02h) | VFAC_SHT | | VSD factor shift enable. | |
| | VFAC_SHT_INV | 6 | VSD field inverse. | |
| X | IP2_F422EN | 5 | Force IP 442 format enable. | |
| | IP2_F422 | 4 | 1: IP 422. 0: IP 444. | |
| | - | 3 | Reserved. | |
| | CSC_DITHEN | 2 | CSC dither function enable. | |
| | VSD_DITHEN | 1 | VSD dither function enable. | |
| | HSD_DITHEN | 0 | HSD dither function enable. | |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute | Mnemonic | Bit | Description | |
|-----------------|--------------------|-----|--------------------------------|--|
| (2F03h) | - | 7:4 | Reserved. | |
| . , | DITH_10TO8_SEL | 3 | Use random noise or round | ling for 10-bits to 8-bits. |
| | DITH_10TO8_EN | 2 | Dither enable for 10-bits to | - |
| | DYNAMIC_SC_EN | 1 | Dynamic scaling enable | A • |
| | - | 0 | Reserved. | X O |
| 02h | REG2F04 | 7:0 | Default 10x00 | Access : R/W |
| (2F04h) | HFAC_SET_IP[7:0] | 7:0 | HSD initial factor. | |
| 02h | REG2F05 | 7:0 | Default: 0x00 | Access : R/W |
| (2F05h) | HFAC_SET_IP[15:8] | 7:0 | See description of '2F04h'. | |
| 03h | REG2F06 | 7.0 | Default : 0x00 | Access : R/W |
| (2F06h) | - | 7.4 | Reserved. | |
| | HFAC_SET_IP[19:16] | 3.0 | See description of '2F04h'. | |
| 04h | REG2F08 | 7:0 | Default: 0x00 | Access : R/W |
| (2F08h) | HFACIN[7:0] | 7:0 | HSD factor, format [3.20]. | |
| 04h | REG2F09 | 7.0 | Default: 0x00 | Access : R/W |
| (2F09h) | HFACIN[15:8] | 7:0 | See description of '2F08h' | |
| 05h | REG2F0A | 7.0 | Default: 0x00 | Access : R/W |
| (2F0Ah) | - | 7 | Reserved. | |
| | HFACIN[22:16] | 6:0 | See description of '2F08h'. | 1 |
| 05h | REG2F0B | 7:0 | Default: 0x00 | Access: R/W |
| (2F0Bh) | IP2HSDEN | 7 | H Scaling Down enable. | |
| | PREHSDMODE | 6 | Pre-H scaling down mode. | |
| | | ~(| Accumulator mode, fac = | = OUT/IN (format [0.20]). e, fac = IN/OUT (format [3.20]) |
| | | 5:0 | Reserved. | e, rac – 111/001 (10111lat [3.20]) |
| 06h | REG2F0C | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Ch) | VFAC_INI_T[7:0] | 7:0 | VSD initial factor for top fie | • |
| 06h | REG2F0D | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Dh) | VFAC INI T15:8 | 7:0 | See description of '2F0Ch'. | 7.00000 1 147 11 |
| 07h | REG2F0E | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Eh) | VFAC_INI_B[7:0] | 7:0 | VSD initial factor for botton | <u>-</u> |
| 07h | REG2F0F | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Fh) | VFAC_INI_B[15:8] | 7:0 | See description of '2F0Eh'. | 1, |



| Index | Mnemonic | Bit | Description | | |
|----------------|----------------------|-----|--------------------------|-----------------------------------|--|
| (Absolute) | | | | | |
|)8h (2F10h) | REG2F10 | 7:0 | Default : 0x00 | Access: R/W | |
| | VFACIN[7:0] | 7:0 | VSD factor, format CB: | | |
|)8h | REG2F11 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F11h) | VFACIN[15:8] | 7:0 | See description of '2FI | | |
|)9h | REG2F12 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F12h) | - | 7 | Reserved. | | |
| | VFACIN[22:16] | 6:0 | See description of 2F10 | Oh'. | |
|)9h | REG2F13 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F13h) | PRE_VDOWN | 7 | V Scaling Down enable. | | |
| | PRE_VDOWN_MODE | | V Scaling Down Mode. | | |
| | | | CB. 1: Bilinear. | | |
| | VSD_DUP_BLACK | 5 | | last line when VSD is enabled. | |
| | V3D_DUF_BLACK | 4:0 | Reserved. | last lifte writer vs. is enabled. | |
|)Ah | REG2F14 | 7:0 | | Access : R/W | |
| 2F14h) | | | Default: 0x00 | Access : K/W | |
| C_11E1 | | | 444 to 422 filter mode | 22 | |
| | CBCR_SWAP | 6 | Ob/Cr swap for 444 to | 122. | |
| | VDELAY EN | | Reserved. | | |
| | YDELAY_EN | 4 | Y delay enable. | | |
| | YCDELAY_STEP[3:0] | 3:0 | Y/C delay pipe step. | | |
| A.i 2r 55h) | REG2F55 | , | Default : 0x00 | Access: R/W | |
| 21 011) | PRE_ALIGN_EN | 7 | Insert pixel number ena | able for mirror mode. | |
| | - | 6.4 | Reserved. | | |
| | PRE_ALIGN_WIDTH[3:0] | 3:0 | Insert pixel number for | | |
| 2Ch | REG2F58 | 7:0 | Default : 0x44 | Access: R/W | |
| 2F58h) | | 7 | Reserved. | | |
| | CTI_STEP[2:0] | 6:4 | CTI filter step. | | |
| | - | 3 | Reserved. | | |
| | CTI_LPF_COEF[2:0] | 2:0 | CTI low-pass filter coef | ficient. | |
| Ch | REG2F59 | 7:0 | Default : 0x3F | Access: R/W | |
| 2F59h) | - | 7:6 | Reserved. | | |
| | CTI_BAND_COEF[5:0] | 5:0 | CTI band-pass filter coe | CTI band-pass filter coefficient. | |
| 2Dh | REG2F5A | 7:0 | Default: 0x88 | Access: R/W | |



| Index | Mnemonic | Bit | Description | |
|-----------|----------------------|-----|---|----------------------|
| (Absolute | | | 2 Soci iption | |
| (2F5Ah) | CTI_MEDIAN_EN | 7 | CTI median filter enable. | |
| | - | 6:4 | Reserved. | |
| | CTI_CORING_THRD[3:0] | 3:0 | CTI coring threshold | |
| 2Dh | REG2F5B | 7:0 | Default : 0x00 | Access : R/W |
| (2F5Bh) | CTI_EN | 7 | CTI enable | XU |
| | - | 6:4 | Reserved. | |
| | CTI_AUTO_NO_MED | 3 | CTI auto-turn off median m | ode. |
| | - | 2:0 | Reserved. | |
| 34h | REG2F68 | 7:0 | Default: 0x81 | Access : R/W |
| (2F68h) | IP2_STATUS_CLR | | IP2 status clear. | |
| | - | 6.1 | Reserved. | |
| | DLAST_ALIGN_EN | | Data last signal align with IF | PM fetch number. |
| 34h | REG2F69 | 7:0 | Default : 0x00 | Access : R/W |
| (2F69h) | - | 7:5 | Reserved. | |
| | IP2_FLOW_CTRL_EN | 4 | IP2 flow control enable. | |
| | FLOW_CTRL_VALUE[3:0] | 3:0 | IP2 flow control count | |
| 36h | REG2F6C | 7.0 | Default : 0x00 | Access : R/W |
| (2F6Ch) | VSD_IN_NUM_USR[7:0] | 7:0 | IP2 VSD input line count nu | mber. |
| 36h | REG2F6D | 7:0 | Default: 0x00 | Access : R/W |
| (2F6Dh) | | 7:5 | Reserved. | |
| M | VIN_CTRL_EN | 4 | IP2 VSD input line count co | ntrol enable. |
| | VSD_IN_USR_EN | 3 | IP2 VSD input line count nu | mber setting enable. |
| | VSD_IN_NUM_USR[10:8] | 2:0 | See description of '2F6Ch'. | |
| 37h | REG2F6E | 7.0 | Default : 0x00 | Access : R/W |
| (2F6Eh) | VSD_OUT_NUMBER[7:0] | 7:0 | IP2 VSD output line count n | umber. |
| 37h | REG2F6F | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Fh) | X | 7:5 | Reserved. | |
| | VOUT_CTRL_EN | 4 | IP2 VSD output line count control enable. | |
| | - | 3 | Reserved. | |
| | VSD_OUT_NUMBER[10:8] | 2:0 | See description of '2F6Eh'. | |
| BDh | REG2F7A | 7:0 | Default : 0x00 | Access : RO |
| (2F7Ah) | MAX_LBUF_CNT[7:0] | 7:0 | IP2 line buffer max pixels count. | |
| 3Dh | REG2F7B | 7:0 | Default : 0x00 | Access : RO |



| IP2_S Re | gister (Bank = 2F, Sub | -Bank | = 04) | |
|---------------------|------------------------|-------|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F7Bh) | - | 7:1 | Reserved. | |
| | BW_NOT_ENOUGH | 0 | IP2 line buffer full. | |
| 3Eh | REG2F7C | 7:0 | Default : 0x00 | Access : RO |
| (2F7Ch) | READ_HSD_OUT_CNT[7:0] | 7:0 | HSD output pixel count | A • |
| 3Eh | REG2F7D | 7:0 | Default : 0x00 | Access : RO |
| (2F7Dh) | - | 7:4 | Reserved. | |
| | READ_HSD_OUT_CNT[11:8] | 3:0 | See description of '2F7Ch'. | |
| 3Fh | REG2F7E | 7:0 | Default: 0x00 | Access : RO |
| (2F7Eh) | READ_VSD_OUT_CNT[7:0] | 7:0 | VSD output pixel count. | • |
| 3Fh | REG2F7F | 7:0 | Default : 0x00 | Access : RO |
| (2F7Fh) | - | 7.3 | Reserved. | |
| | READ_VSD_OUT_CNT[10:8] | 2.0 | See description of '2F'Eh'. | |
| 40h | REG2F80 | 7:0 | Default : 0x08 | Access : R/W |
| (2F80h) | - | 7:4 | Reserved. | |
| | IP2_CSC_EN | 3 | IP2 CSC enable. | |
| | - | 2 | Reserved. | 1 |
| | RGB2YCBCR_FQ_SEL[1:0] | 1.0 | CSC coefficient select. | |
| | | | | · |



PNR_REG Register (Bank = 2F, Sub-Bank = 05)

| PNR_RE | G Register (Bank = 2F, | Sub-Ba | nk = 05) | |
|---------------------|------------------------|--------|--|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/In 01: Register of IP1 Ma 02: Register of IP1 Ma 03: Register of IP1 Sul 04: Register of IP2 Sul 05: Register of IP2 Sul 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 08: Register of SNR. 10: Register of SCMI. 18: Register of SCMI. 18: Register of ACE. 19: Register of PEAKIN 1A: Register of DLC. 20: Register of DLC. 21: Register of DLC. 22: Register of TDDI 23: Register of TDDI 23: Register of PAFRC. 25: Register of XVYCC. 26: Register of DMS. | aterrupt. in Window. in Window. b Window. b Window. c Window. |
| | | | 27: Register of ACE2. | |
| 01) | REG2F02 | 7:0 | 1 | Access : R/W |
| (2 F02h) | FIELD_AVG_C_EN_F1 | | | e mode when dotline cycle. |
| | FIELD_AVG_Y_EN_F1 | 6 | Sub Window Y average | e mode when dotline cycle. |
| X | PNP_RATIOC_F100_F1 | 5 | Sub Window C blendin 16 when 15. | g threshold automatically carry to |
| | PNR_RATIOY_F100_F1 | 4 | Sub Window Y blending threshold automatically carry to 16 when 15. | |
| | PNR_ENY_F1 | 3 | Sub Window Post Nois | e Reduction for Y. |
| | PNR_ENC_F1 | 2 | Sub Window Post Nois | e Reduction for C. |
| | RATIOYC_FB1[1:0] | 1:0 | Sub Window Motion Ra | atio. |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |
| (2F03h) | - | 7:1 | Reserved. | - |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|--|-------------------------|-------------------------|--|-------------------------------|--|
| | SEL_NEXT_FIELD_INV_F1 | 0 | Sub Window select next field | inverter for noc_sel. | |
| 02h | REG2F04 | 7:0 | Default : 0x18 | Access : R/W | |
| (2F04h) | - | 7:5 | Reserved. | | |
| | DITH_MODE_F1[1:0] | 4:3 | Sub Window PNR dither mode, 00: No process, 01: Truncate, 10: Rounding, 11: Dither. | | |
| | PNR_BYPASS_F1 | 2 | Sub Window PNR function bypass enable. | | |
| | NR_EN_F1 | 1 | Sub Window Post NR enable | | |
| | PCCS_EN_F1 | 0 | Sub Window Post CCS enabl | e. | |
| 03h | REG2F06 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F06h) POS_MOTIONC_TH1_F1[2:0] 5 Sub Window user-defined C motion | | motion threshold value. | | | |
| | POS_MOTIONY_TH1_F1[2;0] | 4:2 | Sub Window user-defined Y | motion threshold value. | |
| | POS_MOTIONC_SEL_F1 | I | Sub Window user-defined C | motion threshold enable. | |
| | POS_MOTIONY_SEL_F1 | 0 | Sub Window user-defined Y | motion threshold enable. | |
| 04h | REG2F08 | 7:0 | Default - 0x00 | Access: R/W | |
| (2F08h) | - | | Reserved | | |
| | NR_Y_ROUND_F1 | 6 | Sub Window rounding when NR blending for Y. | | |
| | CMOT_MAX_SEL_F1 | 5 | Sub Window enable select m | nax motion for c. | |
| | YMOT_MAX_SEL_F1 | 4 | Sub Window enable select m | nax motion for y. | |
| | CMOT_DIV_MODE_F1[1:0] | 3:2 | Sub Window C motion divide | e mode. | |
| | YMOT_DIV_MODE_F1[1:0] | 1:0 | Sub Window Y motion divide | mode. | |
| 11h | REG2F22 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F22h) | FIELD_AVG_C_EN_F2 | 7 | Main Window C average mo | de when dotline cycle. | |
| 7 | FIELD_AVG_Y_EN_F2 | 6 | Main Window Y average mo | de when dotline cycle. | |
| | PNR_RATIOC_F100_F2 | 5 | Main Window C blending thr 16 when 15. | eshold automatically carry to | |
| K | PNR_RATIOY_F100_F2 | 4 | Main Window Y blending threshold automatically carry to 16 when 15. | | |
| | PNR_ENY_F2 | 3 | Main Window Post Noise Re | duction for Y. | |
| | PNR_ENC_F2 | 2 | Main Window Post Noise Re | duction for C. | |
| | RATIOYC FB2[1:0] | 1:0 | Main Window Motion Ratio. | | |
| 11h | REG2F23 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F23h) | - | 7:1 | Reserved. | | |
| | SEL_NEXT_FIELD_INV_F2 | 0 | Main Window select next field inverter for noc_sel. | | |
| 12h | REG2F24 | 7:0 | Default : 0x18 | Access : R/W | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-------------------------|-----|--|
| (2F24h) | - | 7:5 | Reserved. |
| | DITH_MODE_F2[1:0] | 4:3 | Main Window PNR dither mode, 00: No process, 01: Truncate, 10: Rounding, 11: Dither. |
| | PNR_BYPASS_F2 | 2 | Main Window PNR function bypass enable. |
| | NR_EN_F2 | 1 | Main Window Post NR enable. |
| | PCCS_EN_F2 | 0 | Main Window Post CCS enable. |
| .3h | REG2F26 | 7:0 | Default: 0x00 Access: R/W |
| 2F26h) | POS_MOTIONC_TH1_F2[2:0] | 7:5 | Main Window user-defined C motion threshold value. |
| | POS_MOTIONY_TH1_F2[2:0] | 4:2 | Main Window user-defined Y motion threshold value. |
| | POS_MOTIONC_SEL_F2 | | Main Window user-defined Conotion threshold enable. |
| | POS_MOTIONY_SEL_F2 | 0 | Main Window user-defined Y motion threshold enable. |
| l4h | REG2F28 | 7:0 | Default: 0x00 Access R/W |
| 2F28h) | - | 7 | Reserved. |
| | NR_Y_ROUND_F2 | 6 | Main Window rounding when NR blending for Y. |
| | CMOT_MAX_SEL_F2 | 5 | Main Window enable select max motion for c. |
| | YMOT_MAX_SEL_F2 | 4 | Main Window enable select max motion for y. |
| | CMOT_DIV_MODE_F2[1:0] | 3:2 | Main Window c motion divide mode. |
| | YMOT_DIV_MODE_F2[1:0] | 1:0 | Main Window y motion divide mode. |
| 80h 🦯 【 | REG2F60 | 7:0 | Default: 0x22 Access: R/W |
| 2F60h) | PNR_TABLEY_15_0[7.0] | 7:0 | PNR Table Y |
| Oh | REG2F61 | 7:0 | Default: 0x22 Access: R/W |
| 2F51h) | PNR_TABLEY_15_0[15.8] | 7:0 | See description of '2F60h'. |
| 1 h | REG2F62 | 7:0 | Default: 0x12 Access: R/W |
| 2F62h) | PNR_TABLEY_31_16[7:0] | 7.0 | PNR Table Y. |
| 1h | REG2F63 | 7:0 | Default: 0x00 Access: R/W |
| 2F63h) | PNR_TABLEY_31_16[15:8] | 7:0 | See description of '2F62h'. |
| 2h | REG2F64 | 7:0 | Default: 0x00 Access: R/W |
| 2F64h) | PNR_TABLEY_47_32[7:0] | 7:0 | PNR Table Y. |
| 2h | REG2F65 | 7:0 | Default: 0x00 Access: R/W |
| 2F65h) | PNR_TABLEY_47_32[15:8] | 7:0 | See description of '2F64h'. |
| 3h | REG2F66 | 7:0 | Default: 0x00 Access: R/W |
| 2F66h) | PNR_TABLEY_63_48[7:0] | 7:0 | PNR Table Y. |
| 3h | REG2F67 | 7:0 | Default: 0x00 Access: R/W |



| Index | Mnemonic | Bit | Description | |
|-------------|--------------------------|-----|-----------------------------|---------------------------|
| (Absolute) | | | 7,500 | |
| (2F67h) | PNR_TABLEY_63_48[15:8] | 7:0 | See description of '2F66h'. | |
| 10 h | REG2F80 | 7:0 | Default : 0x22 | Access : R/W |
| 2F80h) | PNR_TABLEC_15_0[7:0] | 7:0 | PNR Table C. | |
| l0h | REG2F81 | 7:0 | Default : 0x22 | Access : R/W |
| 2F81h) | PNR_TABLEC_15_0[15:8] | 7:0 | See description of '2F80h'. | XO |
| 1h | REG2F82 | 7:0 | Default: 0x12 | Access : R/W |
| 2F82h) | PNR_TABLEC_31_16[7:0] | 7:0 | PNR Table C. | |
| 1h | REG2F83 | 7:0 | Default: 0x00 | Access : R/W |
| 2F83h) | PNR_TABLEC_31_16[15:8] | 7:0 | See description of '2F82h'. | A |
| 2h | REG2F84 | 7:0 | Default : 0x00 | Access : R/W |
| 2F84h) | PNR_TABLEC_47_32[7:0] | 7:0 | PNR Table C. | |
| 2h | REG2F85 | 7:0 | Default : 0x0 | Access R/W |
| 2F85h) | PNR_TABLEC_47_32[15:8] | 7:0 | See description of '2F84h'. | |
| 3h | REG2F86 | 7:0 | Default: 0x00 | Access: R/W |
| 2F86h) | PNR_TABLEC_63 48[7:0] | 7:0 | PNR Table C. | |
| 3h | REG2F37 | 7.0 | Default : 0x00 | Access : R/W |
| 2F87h) | PNR_TABLEC_63_48[15:8] | 7:0 | See description of '2F86h' | • |
| 0h | REG2FA0 | 7:0 | Default : 0x22 | Access : R/W |
| 2FA0h) | PNR_TABLECCS_15_0[7:0] | 7:0 | PNR CCS Table, smooth_en, | , smooth_step, mv_gain. |
| 0h | REG2FA1 | 7:0 | Default: 0x08 | Access : R/W |
| 2FA1h) | PNR_TABLECCS_15_0[15:8] | 7:0 | See description of '2FA0h'. | |
| 1h | REG2FA2 | 7:0 | Default : 0x00 | Access : R/W |
| 2FA2h) | PNR_TABLEC.S_31_16[7:0] | 7:0 | PNR CCS Table, mv_offset, | ev_gain_cc, ev_weight_cc. |
| 1h | REG2FA3 | 7:0 | Default : 0x86 | Access : R/W |
| 2FA3h) | PNR_TABLECCS_31_16[45:8] | 7:0 | See description of '2FA2h'. | |
| 2h | REG2FA4 | 7:0 | Default : 0x0A | Access : R/W |
| 2FA4h) | PNR_TABLECCS_47_32[7.0] | 7:0 | PNR CCS Table, pre_weight | _c, pre_weight_y. |
| 2h | REG2FA5 | 7:0 | Default : 0x0A | Access : R/W |
| 2FA5h) | PNR_1ABLECCS_47_32[15:8] | 7:0 | See description of '2FA4h'. | • |
| 3h | REG2FA6 | 7:0 | Default : 0x03 | Access : R/W |
| 2FA6h) | PNR_TABLECCS_63_48[7:0] | 7:0 | PNR CCS Table, post_weigh | |
| 3h | REG2FA7 | 7:0 | Default : 0x04 | Access : R/W |
| 2FA7h) | PNR_TABLECCS_63_48[15:8] | 7:0 | See description of '2FA6h'. | <u>-</u> |



| Index | Mnemonic | Bit | Description | |
|------------|--------------------------|-----|-----------------------------|----------------------|
| (Absolute) | rinemonic | BIL | Description | |
| 54h | REG2FA8 | 7:0 | Default: 0x08 | Access : R/W |
| (2FA8h) | PNR_TABLECCS_79_64[7:0] | 7:0 | PNR CCS Table, y_ev_weigl | nt_y, y_ev_offset_y. |
| 54h | REG2FA9 | 7:0 | Default : 0x20 | Access : R/W |
| (2FA9h) | PNR_TABLECCS_79_64[15:8] | 7:0 | See description of '2FA8h'. | • |
| 55h | REG2FAA | 7:0 | Default : 0x08 | Access : R/W |
| 2FAAh) | PNR_TABLECCS_95_80[7:0] | 7:0 | PNR CCS Table, y_ev_weigl | nt_c, v_ev_offset_c. |
| 55h | REG2FAB | 7:0 | Default: 0x20 | Access : R/W |
| 2FABh) | PNR_TABLECCS_95_80[15:8] | 7:0 | See description of '2FAAh'. | |
| 66h | REG2FAC | 7:0 | Default: 0x02 | Actess : R/W |
| 2FACh) | - | 7:4 | Reserved. | • • |
| | PNR_TABLECCS_99_96[3:0] | 3:0 | PNR CCS Table, ev_weight_ | rc. |
| 57h | REG2FAE | 7:0 | Default : 0x0 | Access R/W |
| 2FAEh) | PCCS_CORING_Y[7:0] | 7:0 | PCCS coring Y. | |
| 7h | REG2FAF | 7:0 | Default: 0x0C | Access: R/W |
| 2FAFh) | PCCS_CORING_C[7:0] | 7:0 | PCCS coring C. | |
| 60h | REG2FC0 | 7:0 | Default : 0x00 | Access : R/W |
| 2FC0h) | PCCS_TABLE_15_0[7:0] | 7:0 | PCCS Table. | |
| 60h | REG2FC1 | 7:0 | Default: 0x00 | Access : R/W |
| 2FC1h) | PCCS_TABLE_15_0[15:8] | 7:0 | See description of '2FC0h'. | |
| 1h | REG2FC2 | 7:0 | Default: 0x00 | Access : R/W |
| 2FC2h) | PCCS_TABLE_31_16[7:0] | 7:0 | PCCS Table. | |
| 1h | REG2FC3 | 7:0 | Default : 0x00 | Access : R/W |
| 2FC3h) | PCCS_TABLE_31_16[15:8] | 7:0 | see description of '2FC2h'. | |
| 2h | REG2FC4 | 7:0 | Default: 0x31 | Access: R/W |
| 2FC4h) | PCCS_TABLE_47_32[7:0] | 7:0 | PCCS Table. | |
| 2h | REG2FC5 | 7:0 | Default : 0x75 | Access : R/W |
| 2FC5h) | PCCS_TABLE_47_32[15:8] | 7:0 | See description of '2FC4h'. | |
| 3h | REG2FC6 | 7:0 | Default: 0x00 | Access : R/W |
| 2FC6h) | PCCS_TABLE_63_48[7:0] | 7:0 | PCCS Table. | |
| 3h | REG2FC7 | 7:0 | Default : 0x00 | Access : R/W |
| 2FC7h) | PCCS_TABLE_63_48[15:8] | 7:0 | See description of '2FC6h'. | |



DNR_REG Register (Bank = 2F, Sub-Bank = 06)

| _ | G Register (Bank = 2F, Sub-B | | , | |
|---------------------|------------------------------|-----|--|---------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Win 02: Register of IP2 Main Win 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 08: Register of SNR. 10: Register of SCMI. 10: Register of SCMI. 118: Register of ACE. 19: Register of PEAKING. 114: Register of DLC. 20: Register of DLC. 21: Register of DLC. 21: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of DMS. 27: Register of DMS. | ot. dow. dow. |
| 01 | REG2F02 | 7:0 | Default : 0x00 | Access : R/W |
| (2F02h) | - (| 7:5 | Reserved. | |
| K | F1_MR_SOURCE_NRY | 4 | F1 Motion Source Cur Select. 0: Cur non-NR. 1: Cur after NR. | |
| | - | 3 | Reserved. | |
| | F1_DNR_TABLE_USER_EN | 2 | F1 DNR USE USER TABLE. | |
| | F1_DNR_CORE_EN | 1 | F1 DNR CORE FUNCTION EN | l |
| | F1_DNR_EN | 0 | F1 DNR ALL (PRESNR + MED | T . |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------------|-----|--|---|
| (2F03h) | F1_LUT_SOURCE_C[1:0] | 7:6 | F1 DNR Table C source select x1: From Y-diff. 10: From MED. 00: From C-diff. | t. |
| | F1_LUT_SOURCE_Y[1:0] | 5:4 | F1 DNR Table Y source select x1: From C-diff. 10: From MED. 00: From Y-diff. | t. |
| | F1_DNR_TABLEC_LSB_EN | 3 | F1 DIR Table C LSB Mapping | g EN. |
| | F1_DNR_TABLEY_LSB_EN | 2 | F1 DNR Table Y LSB Mapping | g EN |
| | F1_NR_TABLE_SEL_C | O | F1 DNR Table C Mapping Sel 0: Non-linear. 1: Linear. | ect. |
| | F1_NR_TABLE_SEL_Y | 0 | F1 DNR Table Y Mapping Sel 0: Non-linear. 1: Linear. | eal |
| 04h | REG2F08 | 7:0 | Default: 0x00 | Access : R/W |
| (2F08h) | F1_DNR_DITHER_CTRL[7:0] | | [1]: Previous lsb cat 2 dither [1]: Previous lsb cat 2 lo for [3]: Previous lsb cat 2 lo for [4]: Previous lsb cat current [5]: Previous lsb cat 2 dither [11]: Previous lsb cat 2 dither [11] | C. Isb for Y. Isb for C. er bit for Y. |
| 24h | REG2F09 | 7:0 | Default : 0x00 | Access : R/W |
| 2 F 09h) | F1_DNR_DITHER_CTRL[15:8] | 7:0 | See description of '2F08h'. | . |
| 5h | REG2F0A | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Ah) | - | 7:6 | Reserved. | |
| | F1_NR_ROUND_BIT_C | 5 | Set C_ROUND describe as above. | |
| | F1_NR_ROUND_BIT_Y | 4 | Set Y_ROUND describe as above. | |
| | F1_ROUND_MODE_C[1:0] | 3:2 | F1 DNR C blend rounding sel 00: Add {C_ROUND,0}. 01: Add {dither.0}. 10: Add frame-base dither. 11: Add {dither[1:0]}. | lect. |



| Index (Absolute | Mnemonic () | Bit | Description |
|--------------------|---------------------------|-----|--|
| | F1_ROUND_MODE_Y[1:0] | 1:0 | F1 DNR Y blend rounding select. |
| | | | 00: Add {Y_ROUND,0}. |
| | | | 01: Add {dither.0}. |
| | | | 10: Add frame-base dither. |
| | | | 11: Add {dither[1:0]}. |
| 06h (250Ch) | REG2F0C | 7:0 | Default : 0x00 Access : R/W |
| (2F0Ch) | - | 7:4 | Reserved |
| | F1_MAX_MOT_ENABLE_C | 3 | F1_MAX_MOT_ENABLE_C. |
| | F1_MAX_MOT_ENABLE_Y | 2 | F1 MAX_MOT_ENABLE_Y. |
| | F1_DNR_FILTER_EN_C | 1 | FI_DNR_FILTER_EN_C |
| | F1_DNR_FILTER_EN_Y | 0 | FI_DNR_FILTER_EN Y. |
| 07h | REG2F0E | 7:0 | Default: 0x00 Access: R/W |
| (2F0Eh) | F1_DNR_FILTER_DIV0_C[2:0] | 7:5 | F1_DNR_FILTER_DIV0_C. |
| | F1_DNR_FILTER_DIV0_Y[2:0] | 4:2 | PL_DNR_FILTER_DIV0_Y. |
| | F1_DNR_FILTER_SIGN_C | 1 | F1_DNR_FILTER_SIGN_C. |
| | F1_DNR_FILTER_SIGN_Y | 0 | F1_DNR_FILTER_SIGN_Y. |
| 07h | REG2F0F | 7:0 | Default : 0x00 Access : R/W |
| (2F0Fh) | F1_DNR_FILTER_MODE_C[1:0] | 7.6 | F1_DNR_FILTER_MODE_C. |
| | F1_DNR_FILTER_MODE_Y[1:0] | 5:4 | F1_DNR_FILTER_MODE_Y. |
| | F1_DNR_FILTER_DIV1_C[1:0] | 3:2 | F1_DNR_FILTER_DIV1_C. |
| ~ // | F1_DNR_FILTER_DIV1_Y[1:0] | 1:0 | F1_DNR_FILTER_DIV1_Y. |
| 21h | REG2F42 | 7:0 | Default: 0x00 Access: R/W |
| (2F42h) | | 7:5 | Reserved. |
| | F2_MR_SOURCE_NRY | 4 | F2 Motion Source Cur Select. |
| | | | 0: Cur after NR. |
| C. | | | 1: Cur non-NR. |
| X | | 3:2 | Reserved. |
| | F2_DNR_CORE_EN | 1 | F2 DNR CORE FUNCTION EN. |
| | F2_DNR_EN | 0 | F2 DNR ALL (PRESNR + MED+ CORE) FUNCTION EN. |
| 21h | REG2F43 | 7:0 | Default : 0x00 Access : R/W |
| (2F43h) | F2_LUT_SOURCE_C[1:0] | 7:6 | F2 DNR Table C source select. |
| | | | x1: From Y-diff. |
| | | | 10: From MED. |
| | | | 00: From C-diff. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|----------------------|-----|--|
| | F2_LUT_SOURCE_Y[1:0] | 5:4 | F2 DNR Table Y source select. x1: From C-diff. 10: From MED. 00: From Y-diff. |
| | F2_DNR_TABLEC_LSB_EN | 3 | F2 DNR Table C LSB Mapping EN. |
| | F2_DNR_TABLEY_LSB_EN | 2 | F2 DNR Table Y LSB Napping EN. |
| | F2_NR_TABLE_SEL_C | 1 | F2 DNR Table C Mapping Select. 0: Non-linear. 1: Linear. |
| | F2_NR_TABLE_SEL_Y | 0 | F2 DNR Table Y Mapping Select. O: Non-linear. 1: Linear. |
| 22h | REG2F44 | 7:0 | Default : 0x0 Access R/V |
| (2F44h) | - | 7:3 | Reserved. |
| | F2_SNR_METHOD_SEL | 2 | Reserved. |
| | F2_SNR_MD_MODE_EN | | F2 SNR Motion Mode EN. |
| | F2_SNR_EN | 0 | F2 SNR FUNCTION EN. |
| 25h | REG2F4A | 7:0 | Default: 0x00 Access: R/W |
| (2F4Ah) | | 7:6 | Reserved. |
| | F2_NR_ROUND_BIT_C | 5 | Set C ROUND described as above. |
| | F2_NR_ROUND_BIT_Y | 4 | Set Y_ROUND described as above. |
| | F2_ROUND_MODE_C[1:0] | 3:2 | F2 DNR C blend rounding select. |
| | | | 0: Add {C_ROUND,0}. |
| | | | 01. Add {dither.0}. 10: Add frame-base dither. |
| | | | 11: Add {dither[1:0]}. |
| K | F2_ROUND_MODE_Y[1:0] | 1:0 | F2 DNR Y blend rounding select. 00: Add {Y_ROUND,0}. 01: Add {dither.0}. 10: Add frame-base dither. 11: Add {dither[1:0]}. |
| 26h | REG2F4C | 7:0 | Default : 0x00 Access : R/W |
| (2F4Ch) | - | 7:4 | Reserved. |
| | F2_MAX_MOT_ENABLE_C | 3 | F2_MAX_MOT_ENABLE_C. |
| | F2_MAX_MOT_ENABLE_Y | 2 | F2_MAX_MOT_ENABLE_Y. |
| | | + | |



| DNR_REG Register (Bank = 2F, Sub-Bank = 06) | | | | |
|---|---------------------------|-----|------------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | F2_DNR_FILTER_EN_Y | 0 | F2_DNR_FILTER_EN_Y. | |
| 27h | REG2F4E | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Eh) | F2_DNR_FILTER_DIV0_C[2:0] | 7:5 | F2_DNR_FILTER_DIV0_C. | |
| | F2_DNR_FILTER_DIV0_Y[2:0] | 4:2 | F2_DNR_FILTER_DIV0_Y. | A • |
| | F2_DNR_FILTER_SIGN_C | 1 | F2_DNR_FILTER_SIGN_C. | XU |
| | F2_DNR_FILTER_SIGN_Y | 0 | F2_DNR_FILTER_SIGN_Y. | |
| 27h | REG2F4F | 7:0 | Default: 0x00 | Access: R/W |
| (2F4Fh) | F2_DNR_FILTER_MODE_C[1:0] | 7:6 | F2_DNR_FILTER_MODE_C. | |
| | F2_DNR_FILTER_MODE_Y[1:0] | 5:4 | F2_DNR_FILTER_MODE_Y. | • |
| | F2_DNR_FILTER_DIV1_C[1:0] | 3:2 | F2_DNR_FILTER_DIV1_C. | * |
| | F2_DNR_FILTER_DIV1_Y[1:0] | 1:0 | F2_DNR_FILTER_DIV1_Y. | |
| 2Bh | REG2F56 | 7:0 | Default : 0x08 | Access R/W |
| (2F56h) | F2_SHARP_LEVEL[7:0] | 7:0 | F2 SNR sharpness level. | |
| 2Bh | REG2F57 | 7:0 | Default 0x07 | Access . R/W |
| (2F57h) | - | 7:4 | Reserved. | |
| | F2_POW_NUM[3:0] | 3:0 | 2 SNR power number. | |
| 2Ch | REG2F58 | 7:0 | Default : 0x00 | Access : R/W |
| (2F58h) | - , - , | 7:3 | Reserved. | |
| | F2_SNR_MDIFF_WT[2:0] | 2:0 | F2 MED motion different shif | t. |
| 30h | REG2F60 | 7:0 | Default : 0xBD | Access : R/W |
| (2F60h) | F1_DNR_TABLE /_0[7:0] | 7:0 | F1 DNR TABLEY_0. | |
| 30h | REG2F61 | 7:0 | Default : 0x79 | Access : R/W |
| (2 5 61h) | F1_DNR_TABLEY_0[15:8] | 7:0 | see description of '2F60h'. | |
| 31h | REG2F62 | 7:0 | Default : 0x56 | Access : R/W |
| (2F62h) | F1_DNR_TABLEY_1[7:0] | 7:0 | F1 DNR TABLEY_1. | |
| 31h | REG2F63 | 7:0 | Default : 0x34 | Access : R/W |
| (2F63h) | F1_DNR_TABLEY_1[15:8] | 7:0 | See description of '2F62h'. | • |
| 32h | REG2F64 | 7:0 | Default : 0x12 | Access : R/W |
| (2F64h) | F1_DNR_TABLEY_2[7:0] | 7:0 | F1 DNR TABLEY_2. | • |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : R/W |
| (2F65h) | F1_DNR_TABLEY_2[15:8] | 7:0 | See description of '2F64h'. | · · |
| 33h | REG2F66 | 7:0 | Default : 0x00 | Access : R/W |
| (2F66h) | F1_DNR_TABLEY_3[7:0] | 7:0 | F1 DNR TABLEY_3. | · |



| DNR_RE | G Register (Bank = 2F, S | Sub-Ba | nk = 06) | |
|---------------------|--------------------------|--------|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 33h | REG2F67 | 7:0 | Default : 0x00 | Access : R/W |
| (2F67h) | F1_DNR_TABLEY_3[15:8] | 7:0 | See description of '2F66h'. | |
| 34h | REG2F68 | 7:0 | Default : 0xBD | Access : R/W |
| (2F68h) | F1_DNR_TABLEC_0[7:0] | 7:0 | F1 DNR TABLEC_0. | _ |
| 34h | REG2F69 | 7:0 | Default : 0x79 | Access : R/W |
| (2F69h) | F1_DNR_TABLEC_0[15:8] | 7:0 | See description of '2F68h'. | |
| 35h | REG2F6A | 7:0 | Default: 0x56 | Access: R/W |
| (2F6Ah) | F1_DNR_TABLEC_1[7:0] | 7:0 | F1 DNR TABLEC_1. | |
| 35h | REG2F6B | 7:0 | Default : 0x34 | Actess : R/W |
| (2F6Bh) | F1_DNR_TABLEC_1[15:8] | 7:0 | See description of '2F6Ah'. | |
| 36h | REG2F6C | 7:0 | Default : 0x12 | Access : R/W |
| (2F6Ch) | F1_DNR_TABLEC_2[7:0] | 7:0 | F1 DNR TABLEC_2. | |
| 36h | REG2F6D | 7:0 | Default: 0x00 | Access: R/W |
| (2F6Dh) | F1_DNR_TABLEC_2[15:8] | 7:0 | See description of '2F6Ch'. | |
| 37h | REG2F6E | 7:0 | Default: 0x00 | Access : R/W |
| (2F6Eh) | F1_DNR_TABLEC_3[7:0] | 7.0 | 1 DNR TABLEC_3. | |
| 37h | REG2F6F | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Fh) | F1_DNR_TABLEC_3[15.8] | 7:0 | See description of '2F6Eh'. | |
| 38h | REG2F70 | 7:0 | Default: 0x70 | Access : R/W |
| (2F70h) | F1_DNR_TABLEY_LSB[7:0] | 7:0 | F1 DNR TABLEY_LSB. | |
| 38h | REG2F71 | 7:0 | Default : 0x07 | Access : R/W |
| (2F71h) | - | 7:4 | Reserved. | |
| | F1_DNR_TABLEY_LSB[11:8] | 3:0 | See description of '2F70h'. | |
| 39h | REG2F72 | 7:0 | Default : 0x70 | Access : R/W |
| (2F72h) | F1_DNR_TABLEC_LSB[7:0] | 7:0 | F1 DNR TABLEC_LSB. | |
| 39h | REG2F73 | 7:0 | Default : 0x07 | Access : R/W |
| (2F73h) | . XV | 7:4 | Reserved. | |
| | F1_DNR_TABLEC_LSB[11:8] | 3:0 | See description of '2F72h'. | |
| 40h | REG2F80 | 7:0 | Default : 0xBD | Access : R/W |
| (2F80h) | DNR_TABLEY_0[7:0] | 7:0 | DNR TABLEY_0. | |
| 40h | REG2F81 | 7:0 | Default : 0x79 | Access : R/W |
| (2F81h) | DNR_TABLEY_0[15:8] | 7:0 | See description of '2F80h'. | |
| 41h | REG2F82 | 7:0 | Default : 0x56 | Access : R/W |



| DNR_RE | G Register (Bank = 2F, S | Sub-Ba | ink = 06) | |
|---------------------|--------------------------|-------------|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F82h) | DNR_TABLEY_1[7:0] | 7:0 | DNR TABLEY_1. | |
| 41h | REG2F83 | 7:0 | Default : 0x34 | Access : R/W |
| (2F83h) | DNR_TABLEY_1[15:8] | 7:0 | See description of 2F82h'. | • |
| 42h | REG2F84 | 7:0 | Default : 0x12 | Access : R/W |
| (2F84h) | DNR_TABLEY_2[7:0] | 7:0 | DNR TABLEY_2. | XU |
| 42h | REG2F85 | 7:0 | Default: 0x00 | Access : R/W |
| (2F85h) | DNR_TABLEY_2[15:8] | 7:0 | See description of '2F84h'. | |
| 43h | REG2F86 | 7:0 | Default: 0x00 | Access : R/W |
| (2F86h) | DNR_TABLEY_3[7:0] | 7 :0 | DNR TABLEY_3. | ^ |
| 43h | REG2F87 | 7:0 | Default : 0x00 | Access : R/W |
| (2F87h) | DNR_TABLEY_3[15:8] | 7:0 | See description of '2F86h'. | |
| 44h | REG2F88 | 7:0 | Default : 0xBD | Access R/W |
| (2F88h) | DNR_TABLEC_0[7:0] | 7:0 | DNR TABLEC_0. | |
| 44h | REG2F89 | 7:0 | Default 0x79 | Access : R/W |
| (2F89h) | DNR_TABLEC_0[15:8] | 7:0 | See description of '2F88h'. | |
| 45h | REG2F8A | 7.0 | pefault : 0x56 | Access : R/W |
| (2F8Ah) | DNR_TABLEC_1[7:0] | 7:0 | DNR TABLEC_1 | |
| 45h | REG2F8B | 7:0 | Default : 0x34 | Access : R/W |
| (2F8Bh) | DNR_TABLEC_1[15:8] | 7:0 | See description of '2F8Ah'. | |
| 46h | REG2F8C | 7:0 | Default : 0x12 | Access : R/W |
| (2F8Ch) | DNR_TABLEC_2[7.0] | 7:0 | DNR TABLEC_2. | - |
| 46h | REG2F8D | 7:0 | Default : 0x00 | Access : R/W |
| (2 F 8Dh) | DNR_TABLEC_1[15:8] | 7:0 | See description of '2F8Ch'. | |
| 47h | REG2F8E | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Eh) | DNR_TABLEC_3[7:0] | 7:0 | DNR TABLEC_3. | |
| 47h | REG2F8F | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Fh) | DNR_TABLEC_3[15:8] | 7:0 | See description of '2F8Eh'. | - |
| 48h | REG2F90 | 7:0 | Default : 0x70 | Access : R/W |
| (2F90h) | DNR_TABLEY_LSB[7:0] | 7:0 | DNR TABLEY_LSB. | · · |
| 48h | REG2F91 | 7:0 | Default : 0x07 | Access : R/W |
| (2F91h) | - | 7:4 | Reserved. | |
| | DNR_TABLEY_LSB[11:8] | 3:0 | See description of '2F90h'. | |
| 49h | REG2F92 | 7:0 | Default : 0x70 | Access : R/W |



| Index Mnemonic Rit Description | | | | | |
|--------------------------------|----------------------|-----|-----------------------------|------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (2F92h) | DNR_TABLEC_LSB[7:0] | 7:0 | DNR TABLEC_LSB. | | |
| 49h | REG2F93 | 7:0 | Default: 0x07 | Access : R/W | |
| (2F93h) | - | 7:4 | Reserved. | | |
| | DNR_TABLEC_LSB[11:8] | 3:0 | See description of '2F92h'. | A • | |
| 78h | REG2FF0 | 7:0 | Default : 0x00 | Access : RO | |
| (2FF0h) | STATUS_HCNT_F1[7:0] | 7:0 | F1 hcnt for debug. | | |
| 78h | REG2FF1 | 7:0 | Default: 0x00 | Access : RO | |
| (2FF1h) | - | 7:3 | Reserved. | | |
| | STATUS_HCNT_F1[10:8] | 2:0 | See description of '2FF0h'. | ^ | |
| 79h | REG2FF2 | 7:0 | Default : 0x00 | Access : RO | |
| (2FF2h) | STATUS_VCNT_F1[7:0] | 7:0 | F1 vcnt for debug. | | |
| 79h | REG2FF3 | 7:0 | Default : 0x00 | Access RO, R/W | |
| (2FF3h) | STATUS_CLR_F1 | 7 | F1 DEBUG STATUS CLEAR. | | |
| | - | 6:3 | Reserved. | | |
| | STATUS VCNT_F1[10:8] | 2:0 | See description of '2FF2h'. | | |
| 7Ah | REG2FF4 | 7:0 | Default : 0x00 | Access : RO | |
| (2FF4h) | STATUS_HCNT_F2[7:0] | 7:0 | F2 hcnt for debug. | | |
| 7Ah | REG2FF5 | 7:0 | Default : 0x00 | Access : RO | |
| (2FF5h) | - | 7:3 | Reserved. | • | |
| | STATUS_HCNT_F2[10:8] | 2:0 | See description of '2FF4h'. | | |
| Bh | REG2FF | 7:0 | Default : 0x00 | Access : RO | |
| 2FF6h) | STATUS_VCNT, F2[7:0] | 7:0 | F2 vcnt for debug. | | |
| 7Bh | REG2FF7 | 7:0 | Default : 0x00 | Access : RO, R/W | |
| 2FF7h) | STATUS_CLR_F2 | 7 | F2 DEBUG STATUS CLEAR. | | |
| 4.0 | | 6:3 | Reserved. | | |
| X | STATUS_VCNT_F2[10:8] | 2:0 | See description of '2FF6h'. | | |



SNR Register (Bank = 2F, Sub-Bank = 0C)

| SNR Register (Bank = 2F, Sub-Bank = 0C) | | | | | |
|---|---|-----------------------|--|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F00h) | MODULE_REGBANK[7:0] | | Register Bank Select. 00: Register of OSD/Ir 01: Register of IP1 Ma 02: Register of IP2 Ma 03: Register of IP1 Sul 04: Register of IP2 Sul 05: Register of OPM. 06: Register of DNR. 0A: Reserved. 0C: Register of SNR. 0F: Register of S_VOP 10: Register of VOP. 12: Register of SCMI 18: Register of ACE. | nterrupt. in Window. in Window. b Window. b Window. | |
| | | - | 1A: Register of DLC. 20: Register of OP1 TO 21: Register of TDDI. | | |
| . (| | | 20: Register of OP1_TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. | OP. | |
| | | - ' | 20: Register of OP11TO 21: Register of ELA. 22: Register of TDDI. | OP. | |
| | | | 20: Register of OP11TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. | OP. | |
| | | • | 20: Register of OP1 TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. | OP. | |
| | REG2F60 | 7:0 | 20: Register of OP1 TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. | OP. | |
| | REG2F60 | 7:0 7 | 20: Register of OP1 TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. | OP. | |
| | REG2F60 - SNR_SND_MOTION_RATIO_EN_F1 | | 20: Register of OP11TO 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. | OP. Access: R/W | |
| | | 7 | 20: Register of OP1 To 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. De-blocking and SNR a enable F1. | OP. Access: R/W | |
| | - SNR_STD_MOTION_RATIO_EN_F1 | 7 6 | 20: Register of OP1 To 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. De-blocking and SNR a enable F1. | Access: R/W active threshold motion ratio | |
| 30h (2F60h) | - SNR_STD_MOTION_RATIO_EN_F1 SNR_MOTION_RATIC_EN_F1 | 7 6 5 | 20: Register of OP11To 21: Register of ELA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. De-blocking and SNR and Enable F1. De-blocking and SNR an | Access: R/W active threshold motion ratio | |
| | - SNR_STD_MOTION_RATIO_EN_F1 SNR_MOTION_RATIC_EN_F1 | 7 6 5 4 | 20: Register of OP11To 21: Register of ELA. 22: Register of TDDI. 23: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of ACYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. De-blocking and SNR acenable F1. De-blocking and SNR acenable F1. Reserved. | Access: R/W active threshold motion ratio | |
| | - SNR_STD_MOTION_RATIO_EN_F1 SNR_MOTION_RATIO_EN_F1 SNR_EN_F1 - | 7 6 5 4 3 | 20: Register of OP11To 21: Register of ELA. 22: Register of TDDI. 23: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of ACE2. 26: Register of DMS. 27: Register of ACE2. Default: 0x00 Reserved. De-blocking and SNR acenable F1. De-blocking and SNR acenable F1. Reserved. De-blocking and SNR acenable F1. Reserved. De-blocking and SNR acenable F2. | Access: R/W active threshold motion ratio | |



| SNR Regi | ster (Bank = 2F, Sub-Bank = 00 |) | | |
|------------------------|----------------------------------|-----|---------------------------------|-----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 30h | REG2F61 | 7:0 | Default : 0x0A | Access : R/W |
| (2F61h) | SNR_STD_LOW_THRD[7:0] | 7:0 | SNR active threshold. | |
| 31h | REG2F62 | 7:0 | Default : 0x48 | Access : R/W |
| (2F62h) | SNR_ALPHA_STEP[2:0] | 7:5 | SNR alpha step. | A • |
| | - | 4 | Reserved. | X C |
| | SNR_STRENGTH_GAIN_F2[3:0] | 3:0 | SNR strength F2. | |
| 31h | REG2F63 | 7:0 | Default: 0x08 | Access R/W |
| (2F63h) | - | 7:4 | Reserved. | |
| | SNR_STRENGTH_GAIN_F1[3:0] | 3:0 | SNR strength F1. | ^ |
| 34h | REG2F68 | 7.0 | Default : 0.CF | Access: R/W |
| (2F68h) | SNR_TABLE_01[7:0] | 7:0 | SNR LUT_01. | |
| 34h | REG2F69 | 7:0 | Default 0x69 | Access : R/W |
| (2F69h) | SNR_TABLE_23[7:0] | 7:0 | SNR LUT_23. | |
| 35h | REG2F6A | 7:0 | Default : 0x24 | Access : R/W |
| (2F6Ah) | SNR_TABLE_45[7:0] | 7:0 | SNR LUT_45. | |
| 35h | REG2F6B | 7:0 | Default : 0x01 | Access : R/W |
| (2F6Bh) | SNR_TABLE 67[7:0] | 7:0 | SNR LU7_67. | |
| 36h | REG2F6C | 7:0 | Default: 0x00 | Access : R/W |
| (2F6Ch) | SNR_TABLE_89[7:0] | 7:0 | SNR LUT_89. | |
| 36h | REG2F6D | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Dh) | SNR_TABLE_AB(7,0) | 7:0 | SNR LUT_AB. | |
| 37h | REG2F6E | 7:0 | Default: 0x00 | Access : R/W |
| (2 <mark>F</mark> 6Eh) | SNR_TABLE_CD[7:0] | 7:0 | SNR LUT_CD. | |
| 37h | REG2F6F | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Fh) | SNR_TABLE_EF[7:0] | 7:0 | SNR LUT_EF. | |
| 58h | REG2FB0 | 7:0 | Default: 0x10 | Access : R/W |
| (2FB0h) | SNR_STD_LOW_MOTION_TABLE_01[7:0] | 7:0 | De-blocking and SNR ac | tive threshold motion ratio |
| | | | LUT_01. | 1 |
| 58h | REG2FB1 | 7:0 | Default : 0x32 | Access : R/W |
| (2FB1h) | SNR_STD_LOW_MOTION_TABLE_23[7:0] | 7:0 | De-blocking and SNR act LUT_23. | tive threshold motion ratio |
| 59h | REG2FB2 | 7:0 | Default : 0x54 | Access : R/W |
| (2FB2h) | SNR_STD_LOW_MOTION_TABLE_45[7:0] | 7:0 | De-blocking and SNR ac | tive threshold motion ratio |



| SNR Regi | ster (Bank = 2F, Sub-Bank = 0C |) | | |
|---------------------|----------------------------------|----------|---------------------------------|-----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | LUT_45. | |
| 59h | REG2FB3 | 7:0 | Default: 0x76 | Access : R/W |
| (2FB3h) | SNR_STD_LOW_MOTION_TABLE_67[7:0] | 7:0 | De-blocking and SNR act LUT_67. | tive threshold motion ratio |
| 5Ah | REG2FB4 | 7:0 | Default: 0x98 | Access: R/W |
| (2FB4h) | SNR_STD_LOW_MOTION_TABLE_89[7:0] | 7:0 | De-blocking and SNR act | ive threshold motion ratio |
| 5Ah | REG2FB5 | 7:0 | Default : 0xBA | Access : R/W |
| (2FB5h) | SNR_STD_LOW_MOTION_TABLE_AB[7:0] | 7:0 | De-blocking and SNR act LUT_AB. | ive threshold motion ratio |
| 5Bh | REG2FB6 | 7:0 | Default: 0xDC | Access : R/W |
| (2FB6h) | SNR_STD_LOW_MOTION_TABLE_CD[7:0] | 7:0 | De-blocking and SNR act | tive threshold motion ratio |
| 5Bh | REG2FB7 | 7: 7: | Default : 0xFE | Access : R/W |
| (2FB7h) | SNR_STD_LOW_MOTION_TABLE_EF[7:0] | 7. | De blocking and SNR act | ive threshold motion ratio |
| 5Ch | REG2F38 | 7:0 | Default : 0x10 | Access : R/W |
| (2FB8h) | SNR_MOTION_TABLE_01[7:0] | 7:0 | De-blocking and SNR mo | otion ratio LUT_01. |
| 5Ch | REG2FB9 | 7:0 | Default: 0x32 | Access : R/W |
| (2FB9h) | SNR_MOTION_TABLE 23[7,0] | 7:0 | De-blocking and SNR mo | otion ratio LUT_23. |
| 5Dh | REG2FBA | 7:0 | Default : 0x54 | Access : R/W |
| (2FBAh) | SNR_MOTION TABLE 45[7:0] | 7:0 | De-blocking and SNRmo | tion ratio LUT_45. |
| 5Dh | REG2FBB | 7:0 | Default : 0x76 | Access : R/W |
| (2FBBh) | SNR_MOTION_TABLE_67[7:0] | 7:0 | De-blocking and SNR mo | otion ratio LUT_67. |
| 5Eh | REGOFBC | 7:0 | Default : 0x98 | Access : R/W |
| (2FBCh) | SNR_MOTION_TABLE_89[7:0] | 7:0 | De-blocking and SNR mo | otion ratio LUT_89. |
| 5Eh | REG2FBD | 7:0 | Default : 0xBA | Access : R/W |
| (2FBDh) | SNR_MOTION_TABLE_AB[7:0] | 7:0 | De-blocking and SNR mo | |
| 5Fh | REG2FBE | | Default : 0xDC | Access: R/W |
| (2FBEh) | SNR_MOTION_TABLE_CD[7:0] | 7:0 | De-blocking and SNR mo | |
| 5Fh | REG2FBF | 7:0 | | Access : R/W |
| (2FBFh) | SNR_MOTION_TABLE_EF[7:0] | 7:0 | De-blocking and SNR mo | |
| 70h ~ 70h | - | 7:0 | | Access : - |
| (2FE0h ~ | - | - | Reserved. | |



| SNR Regi | SNR Register (Bank = 2F, Sub-Bank = 0C) | | | | |
|------------------|---|-----|-------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 2FE1h) | | | | | |





S_VOPREG Register (Bank = 2F, Sub-Bank = 0F)

| S_VOPRI | EG Register (Bank = 2F, Sub-Ba | ank = | = 0F) | |
|---------------------|--------------------------------|-------|--|-------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Inte 01: Register of IP1 Main 02: Register of IP2 Main 03: Register of IP1 Sub V 04: Register of IP2 Sub V 05: Register of OPM. 06: Register of DNR. 0A: Reserved 0C: Register of SNR 0F: Register of SNR 0F: Register of SCMI. 18: Register of ACE. 19: Register of ACE. 19: Register of DLC. 20: Register of DLC. 21: Register of DLC. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of DMS. 27: Register of DMS. | Window Window. Vindow. |
| 01 | REG2F02 | 7:0 | Default : 0x00 | Access : R/W |
| (2F02h) | SW_BORDER_EN | 7 | Sub window (F1) border | - |
| | | 6:1 | Reserved. | |
| X | MW_BD_REG_EN | 0 | Main Window Border Reg 0: Sub window Border re 1: Main window Border re | gister enable. |
| 02h | REG2F04 | 7:0 | Default : 0x00 | Access : R/W |
| (2F04h) | BDLO[3:0] | 7:4 | Sub window Border Outs | ide height of Left side. |
| Ī | | 2.0 | Cub window Bordon Incid | |
| | BDLI[3:0] | 3:0 | Sub window border Insid | e height of Left side. |
| 02h | BDLI[3:0] REG2F05 | | Default : 0x00 | e height of Left side. Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------|-----|---|-------------------------------|
| | BDLI_BO[3:0] | 3:0 | Main window inside h | neight of left side. |
|)3h | REG2F06 | 7:0 | Default : 0x00 | Access : R/W |
| 2F06h) | BDRO[3:0] | 7:4 | Sub window Border C | Outside height of Right side. |
| | BDRI[3:0] | 3:0 | Sub window Border I | nside height of Right side |
| 3h | REG2F07 | 7:0 | Default 0x00 | Access: R/W |
| 2F07h) | BDRO_BO[3:0] | 7:4 | Main window Border | Outside height of Right side |
| | BDRI_BO[3:0] | 3:0 | Main window Border | Inside height of Right side. |
| 4h | REG2F08 | 7:0 | Default : 0x00 | Access : R/W |
| 2F08h) | BDUO[3:0] | 7.4 | Sub window Border C | Outside width of Upper side. |
| | BDUI[3:0] | | | nside width of Upper side. |
| 4h | REG2F09 | 7:0 | Default: 0x00 | Access : R/W |
| 2F09h) | BDUO_BO[3:0] | 7:4 | Main window Border | Outside width of Upper side |
| | BDUI_BO[3:0] | 3:0 | Main window Border | Inside width of Upper side. |
| 05h | REG2F0A | 7:0 | Default : 0x00 | Access : R/W |
| 25041 | BDDO[3:0] | 7:4 | Sub window Border Outside width of Down side. | |
| | BDDI[3:0] | 3:0 | Sub window Border I | nside width of Down side. |
| 5h | REG2F0B | | Default 0x00 | Access : R/W |
| 2F0Bh) | BDDO_BO[3:0] | 7:4 | Main window Border | Outside width of Down side |
| | BDDI_BO[3:0] | 3:0 | Main window Border | Inside width of Down side. |
| 6h | REG2F0C | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Ch) | - (//)/^ | 7 | Reserved. | • |
| | 4WINEN | 6 | 4th Window Enable. | |
| | | | 0: Disable. | |
| | | | 1: Enable. | |
| | 3WINEN | 5 | 3rd Window Enable. | |
| X | | • | 0: Disable. 1: Enable. | |
| | 2WINEN | 4 | 2nd Window Enable. | |
| | ZVVIINEIN | 4 | 0: Disable. | |
| | | | 1: Enable. | |
| | - | 3:2 | Reserved. | |
| | 181FWINSEL[1:0] | 1:0 | 18h~1Fh Display Wir | ndow Select. |
| | | | 00: 1st window. | |
| | | | 01: 2nd window. | |



| S_VOPRE | G Register (Bank = 2F, Sub-Ba | nk = | = 0F) | |
|---------------------|-------------------------------|--|------------------------------------|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | 10: 3rd window. 11: 4th window. | |
| 07h | REG2F0E | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Eh) | S_HDEST[7:0] | 7:0 | Sub window Horizontal St | art. |
| 07h | REG2F0F | 7:0 | Default 0x00 | Access R/W |
| (2F0Fh) | - | 7:4 | Reserved. | |
| | S_HDEST[11:8] | 3:0 | See description of '2F0Eh | |
| 08h | REG2F10 | 7:0 | Default : 0x00 | Access : R/W |
| (2F10h) | S_HDEEND[7:0] | 7:0 | Sub window Horizontal E | nd. |
| 08h | REG2F11 | 7:0 | Default: 0x00 | Access : R/W |
| (2F11h) | - | 7:4 | Reserved | |
| | S_HDEEND[11:8] | 3:0 | See description of '2F10h | |
| 09h | REG2F12 | 7:0 | Default : 0x00 | Access : R/W |
| (2F12h) | S_VDEST[7:0] | 7:0 | Sub window Vertical Star. | |
| 09h | REG2F13 | 7:0 | Default : 0x00 | Access : R/W |
| (2F13h) | - | 7:4 | Reserved. | - |
| | S_VDEST[11:8] | 3:0 | See description of '2F12h | ı |
| 0Ah | REG2F14 | | Default: 0x00 | Access : R/W |
| (2F14h) | S_VDEEND[7:0] | 7:0 | Sub window Vertical End. | <u>-</u> |
| 0Ah | REG2F15 | | Default: 0x00 | Access : R/W |
| (2F15h) | | | Reserved. | • |
| | S_VDEEND[11/8] | | See description of '2F14h | '. |
| OB h | REG2F16 | | Default : 0x00 | Access : R/W |
| (2F16h) | S_HDEST_2ND[7:0] | / | 2nd Sub window Horizont | <u>-</u> |
| OBh 🥒 | REG2F17 | | Default : 0x00 | Access : R/W |
| (2F17h) | | | Reserved. | Access 1 IV, II |
| | S_HDEST_2ND[11:8] | | See description of '2F16h | 1 |
| 0Ch | REG2F18 | | Default : 0x00 | Access : R/W |
| (2F18h) | S_HDEEND_2ND[7:0] | | 2nd Sub window Horizont | <u>-</u> |
| 0Ch | REG2F19 | | | |
| ucn (2F19h) | KEG2F19 | | Default : 0x00 | Access : R/W |
| (±1 ±211) | C UDEENID ONDIAL CT | | Reserved. | , |
| | S_HDEEND_2ND[11:8] | | See description of '2F18h | |
| 0Dh | REG2F1A | 7:0 | Default: 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|-----------------------|--------------------|-----|------------------------|-----------------------|
| (2F1Ah) | S_VDEST_2ND[7:0] | 7:0 | 2nd Sub window Vert | ical Start for MWE. |
| Dh | REG2F1B | 7:0 | Default : 0x00 | Access : R/W |
| 2F1Bh) | - | 7:4 | Reserved. | |
| | S_VDEST_2ND[11:8] | 3:0 | See description of '2F | 1Ah'. |
| Eh | REG2F1C | 7:0 | Default 0x00 | Access: R/W |
| 2F1Ch) | S_VDEEND_2ND[7:0] | 7:0 | 2nd Sub window Vert | ical End for MWE |
| Eh | REG2F1D | 7:0 | Default: 0x00 | Access R/W |
| 2F1Dh) | - | 7:4 | Reserved. | |
| | S_VDEEND_2ND[11:8] | 3.0 | See description of '2F | 1Ch' |
| Fh | REG2F1E | | Default : 0x00 | Access R/W |
| 2F1Eh) | S_HDEST_3RD[7:0] | | 3rd Sub window Horiz | zontal Start for MWE. |
|)Fh | REG2F1F | 7:0 | Default : 0x00 | Access : R/W |
| 2F1Fh) | - | 7:4 | Reserved. | |
| | S_HDEST_3RD[11:8] | 3:0 | See description of '2F | TEh'. |
| 0h | REG2F20 | 7:0 | Default : 0x00 | Access : R/W |
| 2F20h) | S_HDEEND_3RD[7:0] | 7:0 | 3rd Sub window Horiz | ontal End for MWE. |
| 0h | REG2F21 | 7:0 | Default 0x00 | Access : R/W |
| 2F21h) | - , - , - | 7:4 | Reserved. | |
| | S_HDEEND_3RD[41.8] | 3:0 | See description of '2F | 20h'. |
| 1h | REG2F22 | 7:0 | Default : 0x00 | Access : R/W |
| 2F22h) | S_VDEST_3RD[7:0] | 7:0 | 3rd Sub window Verti | cal Start for MWE. |
| 1 h | REG2F23 | 7.0 | Default : 0x00 | Access : R/W |
| 2 <mark>1</mark> 23h) | - | 7:4 | Reserved. | |
| | S_VDEST_3RD[11:8] | 3:0 | See description of '2F | 22h'. |
| .2h | REG 2F24 | 7:0 | Default : 0x00 | Access : R/W |
| 2F24h) | S_VDEEND_3RD[7:0] | 7:0 | 3rd Sub window Verti | cal End for MWE. |
| 2h | REG2F25 | 7:0 | Default : 0x00 | Access : R/W |
| 2F25h) | | 7:4 | Reserved. | |
| | S_VDEEND_3RD[11:8] | 3:0 | See description of '2F | 24h'. |
| 3h | REG2F26 | 7:0 | Default : 0x00 | Access : R/W |
| 2F26h) | S_HDEST_4TH[7:0] | 7:0 | 4th Sub window Horiz | <u>-</u> |
| 3h | REG2F27 | | Default : 0x00 | Access : R/W |
| 2F27h) | - | 7.4 | Reserved. | - |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|-----------------------------------|-----------------------------|
| | S_HDEST_4TH[11:8] | 3:0 | See description of '2F | -26h'. |
| 14h | REG2F28 | 7:0 | Default : 0x00 | Access : R/W |
| (2F28h) | S_HDEEND_4TH[7:0] | 7:0 | 4th Sub window Hori | zontal End for MWE. |
| L4h | REG2F29 | 7:0 | Default: 0x00 | Access : R/W |
| (2F29h) | - | 7:4 | Reserved | XU |
| | S_HDEEND_4TH[11:8] | 3:0 | See description of '2F | -28h |
| L5h | REG2F2A | 7:0 | Default: 0x00 | Access R/W |
| (2F2Ah) | S_VDEST_4TH[7:0] | 7:0 | 4th Sub window Vert | ical Start for MWE. |
| 15h | REG2F2B | | Default : 0x00 | Access : R/W |
| (2F2Bh) | - | 7:4 | Reserved. | |
| | S_VDEST_4TH[11:8] | 3:0 | See description of 2F | E2Ah'. |
| 16h | REG2F2C | 7:0 | Default: 0x00 | Access : R/W |
| (2F2Ch) | S_VDEEND_4TH[7:0] | 7:0 | 4th Sub window Vert | ical End for MWE. |
| (2F2Dh) | REG2F2D | 7:0 | Default: 0x00 | Access : R/W |
| | · ~ U . | 7:4 | Reserved. | |
| | S_VDELND_4TH[11:8] | 3:0 | See description of 2 | 2Ch'. |
| 17h | REG2F2E | 7:0 | Default 0x00 | Access : R/W |
| (2F2Eh) | SWBCOL[7:0] | 7:0 | Sub Window Border (| Color. |
| L7h | REG2F2F | 7:0 | Default 0x00 | Access : R/W |
| (2F2Fh) | SWNS_COL[7.0] | 7:0 | Sub Window No Sign | al Color. |
| l8h | REG2F30 | 7:0 | Default : 0x00 | Access : R/W |
| 2F30h) | - | 7.5 | Reserved. | |
| | SGCR | 4 | Sub window Gamma. | |
| | | | Correction Rounding 0: Disable. | function. |
| | | | 1: Enable. | |
| | | 3:1 | Reserved. | |
| | SGCB | 0 | | Correction function control |
| | | | Bypass gamma correction function. | |
| | | | 1: Enable gamma cor | rection function. |
| L8h | REG2F31 | 7:0 | Default : 0x00 | Access: R/W |
| (2F31h) | S_HBC_GAIN[3:0] | 7:4 | HBC gain for sub win | dow. |
| | S_HBC_EN | 3 | HBC function enable | for sub window. |
| | S_HBC_ROUNDING | 2 | HBC rounding enable | for sub window. |



| Index | Mnemonic | Bit | Description | |
|-----------------|----------------------|------------|--|-------------------------------|
| (Absolute) |) | | | |
| | - | 1 | Reserved. | |
| | BRC | 0 | Brightness function. 0: Off. | |
| | | | 1: On. | |
| .Bh | REG2F36 | 7:0 | Default : 0x00 | Access : R/W |
| 2F36h) | KST_HOFFS[7:0] | 7:0 | Keystone Horizontal | position Offset. |
| Bh | REG2F37 | 7:0 | Default: 0x00 | Access : R/W |
| 2F37h) | KST_HOFFSSN | 7 | Keystone Horizontal | position initial Offset Sign. |
| | | | Positive value. | |
| | VOT. 110 TEST: 1 27 | Y | 1: Negative value. | 7 |
| | KST_HOFFS[14:8] | 6:0 | | |
| .Ch 2F38h) | REG2F38 | | Default: 0x00 | Access R/W |
| | KSTPD[7:0] | 7:0 | | position Delta per line. |
| Ch 2F39h) | REG2F39 | | Default : 0x00 | Access . R/W |
| | KSTPD[15:8] | | See description of '2F | |
| .Dh 2F3Ah) | REG2F3A CM11[7:0] | 7:0 7:0 | Default : 0x00 Color Matrix Coefficie | Access : R/W |
| .Dh | REG2F3B | | Default: 0x00 | Access : R/W |
| 2F3Bh) | ALG2F3B | 7:5 | | Access . R/ W |
| | CM11[12:8] | | See description of '2F | |
| Eh | REG2F3C | | Default : 0x00 | Access : R/W |
| 2F3Ch) | CM12[7:0] | 7:0 | | |
| Eh | REG2F3D | | Default : 0x00 | Access : R/W |
| 2 7 3Dh) | - | 7:5 | Reserved. | • |
| | CM12[12:8] | 4:0 | | |
| Fh 📞 | REG 2F3E | 7:0 | Default : 0x00 | Access : R/W |
| 2F3Eh) | CM13[7:0] | 7:0 | Color Matrix Coefficie | ent 13. |
| Fh | REG2F3F | 7:0 | Default : 0x00 | Access : R/W |
| 2F3Fh) | - | 7:5 | Reserved. | |
| | CM13[12:8] | 4:0 | See description of '2F | -3Eh'. |
| 0h | REG2F40 | 7:0 | Default : 0x00 | Access : R/W |
| 2F40h) | CM21[7:0] | 7:0 | Color Matrix Coefficie | ent 21. |
| 0h | REG2F41 | 7:0 | Default : 0x00 | Access : R/W |
| 2F41h) | - | 7:5 | Reserved. | |



| Index | Mnemonic | Bit | Description | |
|-----------------|------------|-----|---------------------------|--------------|
| (Absolute) | | | | |
| | CM21[12:8] | 4:0 | See description of '2F | -40h'. |
| 21h | REG2F42 | 7:0 | Default : 0x00 | Access : R/W |
| 2F42h) | CM22[7:0] | 7:0 | Color Matrix Coefficie | nt 22. |
| 1h | REG2F43 | 7:0 | Default : 0x00 | Access : R/W |
| 2F43h) | - | 7:5 | Reserved | XU |
| | CM22[12:8] | 4:0 | See description of '2F | -42h |
| 2h | REG2F44 | 7:0 | Default: 0x00 | Access R/W |
| 2F44h) | CM23[7:0] | 7:0 | Color Matrix Coefficie | nt 23. |
| 22h | REG2F45 | | Default : 0x00 | Access : R/W |
| 2F45h) | - | 7.5 | Reserved. | • |
| | CM23[12:8] | 4:0 | See description of 2F | -44h'. |
| 23h | REG2F46 | 7:0 | Default: 0x00 | Access : R/W |
| 2F46h) | CM31[7:0] | 7:0 | Color Matrix Coefficie | nt 31. |
| 3h | REG2F47 | 7:0 | Default: 0x00 | Access : R/W |
| 2F47h) | | 7:5 | Reserved. | |
| | CM31[12:8] | 4:0 | See description of '2F | 46h'. |
| 24h | REG2F48 | 7:0 | Default 0x00 | Access : R/W |
| 2F48h) | CM32[7:0] | 7:0 | Color Matrix Coefficie | nt 32. |
| 24h | REG2F49 | 7:0 | Default 0x00 | Access : R/W |
| 2F49h) | | 7:5 | Reserved. | |
| Θ | CM32[12.8] | 4:0 | See description of '2F | -48h'. |
| 25h | REG2F4A | 7.0 | Default : 0x00 | Access : R/W |
| 2 F 4Ah) | CM33[7:0] | 7:0 | Color Matrix Coefficie | nt 33. |
| 5h | REG2F4B | 7:0 | Default : 0x00 | Access : R/W |
| 2F4Bh) | - | 7:5 | Reserved. | |
| X | CM33[12:8] | 4:0 | See description of '2F | -4Ah'. |
| 26h | REG2F4C | 7:0 | Default : 0x00 | Access : R/W |
| 2F4Ch) | | 7:6 | Reserved. | , |
| | CMRND | 5 | Color Matrix Roundin | g control. |
| | | | 0: Disable. | |
| | | | 1: Enable. | |
| | CMC | 4 | Color Matrix Control. | |
| | | | 0: Disable. 1: Enable. | |



| Index (Absolute | Mnemonic | Bit | Description | |
|--------------------|--------------|-----|--------------------------------------|--------------|
| (7.20010.00) | - | 3 | Reserved. | |
| | RRAN | 2 | Red Range. | |
| | | | 0: 0~255. | • |
| | | | 1: 128~127. | |
| | GRAN | 1 | Green Range. | |
| | | | 0: 0~255. | |
| | DDAN | | 1: 128~127. | |
| | BRAN | 0 | Blue Range. 0: 0~255. | |
| | | | 1: 128~127. | |
| 26h | REG2F4D | 7:0 | Default : 0x00 | Access : R/W |
| 2F4Dh) | SMEN | 7 | SVM Main window E | nable. |
| | SMTE | 6 | SVM Main window Tap Enable | |
| | SMFT[1:0] | 5.4 | SVM Main window F | |
| | | | 00. 2 taps. | ()) |
| | | | 01:3 taps. | |
| | | | 10: 4 taps. | |
| | COMEN | | 11: 5 taps. | |
| | SSWEN | 3 | SVM Sub window En | |
| | SSWETE | 2 | SVM Sub window Tap Enable. | |
| | SSWF7[1:0] | 1:0 | SVM Sub window Filter Tap. | |
| | | | 00: 2 taps. 01: 3 taps. | |
| 12 | | | 10: 4 taps. | |
| 7, | | | 11: 5 taps. | |
| h | REC2F4E | 7:0 | Default: 0x00 | Access : R/W |
| 2F4Eh) | OSDY | 7 | OSD color Space. | |
| | | | 0: OSD color space. | |
| | | • | 1: OSD is YUV color | space. |
| | SINV | 6 | SMV polarity Invert. | |
| | | | 0: Normal. | |
| | CVMDVCL | F 4 | 1: Invert. | • |
| | SVMBYS[1.0] | 5:4 | SVM Bypass Y Selection Ox: SMV data. | τ. |
| | | | 10: Original Y data. | |
| | | | 11: Y with tap filter. | |
| | SCORING[3:0] | 3.0 | SVM Coring. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|------------------|-----|--|--|
| 27h | REG2F4F | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Fh) | SVMLMT[7:0] | 7:0 | SVM Limit. | |
| 28h | REG2F50 | 7:0 | Default : 0x00 | Access : R/W |
| 2F50h) | - | 7 | Reserved. | |
| | SMSTP[2:0] | 6:4 | SVM Main window St | ep. |
| | SMGAIN[3:0] | 3:0 | SVM Main window Ga | ain. |
| 28h | REG2F51 | 7:0 | Default: 0x00 | Access R/W |
| 2F51h) | - | 7 | Reserved. | |
| | SSWSTP[2:0] | 6.4 | SVM Sub window Ste | ep. 🔦 |
| | SWGAIN[3:0] | | SVM Sub window Ga | • |
| 29h | REG2F52 | 7:0 | Default: 0x00 | Access : R/W |
| 2F52h) | - | 7 | Reserved. | |
| | SPAJ[1:0] | 6:5 | SVM Pipe Adjust. | |
| | SDLYAJ[4:0] | 4:0 | SVM Delay Adjust. | |
| 29h | REG2F53 | 7:0 | Default : 0x00 | Access : RO, R/W |
| | SVM_SEP_DLY | 7 | SVM Separate Delay | Enable. |
| | OVERLAP_SEL[1:0] | 6:5 | Overlap Select. | |
| | | | 00: Average. | |
| | | | 01: No Action. | |
| | | Ť | 10. Keep slow down 11: Keep speed up re | |
| | SVM_SD_DL/[4:0] | 4:0 | SVM Slow down dela | |
| Ah | REG2F54 | | Default : 0x00 | Access : R/W |
| 254h) | C1080I | 7 | 1080i mode. | ACCESS : K/ VV |
| - | C10001 | | 0: Follow DE. | |
| | | | 1: Follow HSYNC. | |
| X | SBPMC | 6 | Scaler Bypass Mode | Control. |
| | Y XV | | 0: Disable. | |
| | | | 1: Enable. | |
| | IPFI | 5 | To Pad Field Invert e | |
| | I1440 | 4 | Interlace 1440 mode | |
| | | | This bit works at fram | ne SBPCM= 0. I valid pixel = 720; SVM |
| | | | support. | i valiu pinel – 720, 3414 |
| | | | 1 | valid pixel = 1440; does no |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------------|----------|-----------------------------------|--------------|
| | | | support SVM. | |
| | IRDEN | 3 | Random 10 bit DAC E | nable. |
| | IHSRE | 2 | HSYNC Shift control. | |
| | | | 0: Shift left. 1: Shift right. | ~O. |
| | IOFI | 1 | Interlace Output Field | Invert. |
| | IOEN | 0 | Interlace Output Enab | ole. |
| 2Bh | REG2F56 | 7:0 | Default : 0x00 | Access : R/W |
| 2F56h) | - | 7.5 | Reserved. | |
| | DISABLE_ALL_VOP2_FUNCTION | 4 | Disable all VOP2 funct | tion. |
| | - | 3:0 | Reserved | |
| 2Bh | REG2F57 | 7:0 | Default: 0x00 | Access: R/W |
| 2F57h) | IP_FINV | 7 | I Field Inverse. | |
| | IP_ITLC | 6 | IP Interlace. | Ť |
| | SIM | • | Single Interlace Mode 0: Disable. | |
| | | | 1: Enable. | |
| | LPM | 4 | LVDS 10 bit Mode. | |
| | | | 0: Disable. | |
| | J X-/\ | | 1: Enable | |
| | BES[1:0] | <u> </u> | Border Extend for SVI | М. |
| | ÓES[1:0] | | OSD Extend for SVM. | |
| Ch | REG2F58 | | Default : 0x00 | Access : R/W |
| 2 15 8h) | HSOFFS[7:0] | | HSYNC Shift Offset. | 1 |
| Ch | REG2F59 | 7:0 | Default : 0x00 | Access : R/W |
| 2F59h) | OPIINTERLACE_OUT | 7 | OP1 output is interlac | e mode. |
| | RESERVED[1:0] | 6:5 | RESERVED. | |
| | | 4 | Reserved. | |
| | HSOFFS[11:8] | 3:0 | See description of '2F58h'. | |
| | | - | Reserved. | |
| 80h | REG2F60 | 7:0 | Default : 0x00 | Access : R/W |
| 2F60h) | R_BRI_OFFSET[7:0] | 7:0 | Offset for R data. | |
| 80h | REG2F61 | 7:0 | Default : 0x00 | Access : R/W |
| 2F61h) | BRI_EN | 7 | Brightness enable (aft | ter gamma). |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|--------------------------------|---------------------------------------|
| | CON_EN | 6 | Contrast enable (afte | r gamma). |
| | NOISE_ROUND_EN | 5 | Noise rounding enabl function. | e for contrast brightness |
| | - | 4:3 | Reserved. | <u> </u> |
| | R_BRI_OFFSET[10:8] | 2:0 | See description of 2F | -60h'. |
| 31h | REG2F62 | 7:0 | Default : 0x00 | Access: R/W |
| (2F62h) | G_BRI_OFFSET[7:0] | 7:0 | Offset for G data. | |
| 31h | REG2F63 | 7:0 | Default : 0x00 | Access : R/W |
| (2F63h) | - | 73 | Reserved. | |
| | G_BRI_OFFSET[10:8] | 2:0 | See description of 2F | -62h'. |
| 32h | REG2F64 | 7:0 | Default 0x0 | Access: R/W |
| (2F64h) | B_BRI_OFFSET[7:0] | 7:0 | Offset for B data. | |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : R/W |
| (2F65h) | - | 7.3 | Reserved. | |
| | B_BRI_OFFSFT[10:8] | 2:0 | See description of '2F | -64h'. |
| 33h | REG2F66 | 7:0 | Default : 0x00 | Access : R/W |
| (2F66h) | R_CON_GAIN[7:0] | 7:0 | Contrast gain for R de | ata. |
| 33h | REG2F67 | 7:0 | Default : 0x0 | Access : R/W |
| (2F67h) | ·) | 7:4 | Reserved | |
| | R_CON_GAIN[11:8] | 3:0 | See description of '2F | -66h'. |
| 34h | REG2F68 | 7:0 | Default : 0x00 | Access : R/W |
| (2F68h) | G_CON_GAIN[7:0] | 7:0 | Contrast gain for G d | |
| 341 | REG2F69 | 7:0 | Default : 0x00 | Access : R/W |
| 2F69h) | - (| 7:4 | Reserved. | |
| | G_CON_GAIN[11:8] | 3:0 | See description of '2F | -68h'. |
| 35h | REG2F6A | 7:0 | · | Access : R/W |
| (2F6Ah) | B_CON_GAIN[70] | 7:0 | | |
| 35h | REG2F6B | 7:0 | _ | Access : R/W |
| 2F6Bh) | . 11 | 7:4 | | · · · · · · · · · · · · · · · · · · · |
| | B_CON_GAIN[11:8] | 3:0 | | |
| 36h | REG2F6C | 7:0 | · | Access : R/W |
| (2F6Ch) | M_BRI_R[7:0] | 7:0 | | _function) for main window |
| 36h | REG2F6D | | Default : 0x00 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|----------------|--------------------------------|----------|----------------------------|-----------------------|
| (Absolute) | | | | |
| (2F6Dh) | SS_MODE | 7 | Brightness offset (before | gamma) range control. |
| | | | 0: From -1024 ~ 1023. | |
| | | | 1: From -512 ~ 511. | |
| | - | | Reserved. | |
| | M_BRI_R[10:8] | | See description of 2F6Ch | |
| 37h | REG2F6E | | Default : 0x00 | Access : R/W |
| (2F6Eh) | M_BRI_G[7:0] | | Brightness offset (bri_fun | |
| 37h (2F6Fh) | REG2F6F | 1 | Default: 0x00 | Access : R/W |
| (2FOFII) | | | Reserved. | ^ |
| | M_BRI_G[10:8] | | See description of 2F6Eh | |
| 38h (2F70h) | REG2F70 | | Default : 0x00 | Access : R/W |
| | M_BRI_B[7:0] | | Brightness offset (bri_fun | |
| 38h | REG2F71 | 1 | Default : 0x00 | Access : R/W |
| (2F71h) | - | 1 | Reserved. | |
| | M_BRI_B[10:8] | _ | See description of '2F70h | |
| 39h | REG2F72 | | Default : 0x00 | Access : R/W |
| (2F72h) | S_BRI_R[7:0] | | Brightness offset (bri_fun | |
| 39h (2F73h) | REG2F73 | | Default 0x00 | Access : R/W |
| (27/311) | \ | <u> </u> | Reserved | |
| | S_BRI_R[10:8] | 2:0 | ' | |
| 3Al (2F74h) | REG2F74 | | Default : 0x00 | Access : R/W |
| | S_BRI_Q[7.6] | | Brightness offset (bri_fun | |
| 3Ah (2F75h) | REG2F75 | | Default : 0x00 | Access : R/W |
| (ZF/3II) | - | 7:3 | | |
| | 5_8RI_C[10:8] | 2:0 | ' | |
| 3Bh | REG2F76 | | Default : 0x00 | Access : R/W |
| (2F76h) | S_BRI_B[7:0] | 7:0 | <u> </u> | |
| 3Bh (2577h) | REG2F77 | | Default : 0x00 | Access : R/W |
| (2F77h) | - | 7:3 | | |
| | S_BRI_B[10:8] | 2:0 | ' | |
| 3Ch | REG2F78 | | Default : 0x00 | Access : R/W |
| (2F78h) | GAMMA_MLOAD_CHECK_R_BASE0[7:0] | 7:0 | Check value for auto mlo | |
| 3Ch | REG2F79 | 7:0 | Default: 0x00 | Access: RO, R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------------|---------------------------------|-----|------------------------------|----------------------|
| 2F79h) | GAMMA_MLOAD_CHECK_R_ERR_0 | 7 | Base0 R channel check e | rror. |
| | - | 6:4 | Reserved. | |
| | GAMMA_MLOAD_CHECK_R_BASE0[11:8] | 3:0 | See description of '2F78h | ı'. 👞 |
| BDh | REG2F7A | 7:0 | Default : 0x00 | Access : R/W |
| (2F7Ah) | GAMMA_MLOAD_CHECK_R_BASE1[7:0] | 7:0 | Check value for auto mlo | ad base I R channel. |
| 3Dh | REG2F7B | 7:0 | Default: 0x00 | Access: RO, R/W |
| (2F7Bh) | GAMMA_MLOAD_CHECK_R_ERR_1 | 7 | Base I R channel check e | rror. |
| | - | 6:4 | Reserved. | |
| | GAMMA_MLOAD_CHECK_R_BASE1[11:8] | 3:0 | See description of '2F7Ah | 111 |
| 3Eh | REG2F7C | 7:0 | Default : 0x00 | Access R/W |
| (2F7Ch) | GAMMA_MLOAD_CHECK_@_BASE0[7:0] | 7:0 | Check value for auto mlo | ad base0 G channel. |
| 3Eh | REG2F7D | 7:0 | Default: 0x00 | Access : RO, R/W |
| (2F7Dh) | GAMMA_MLOAD_CHECK_G_ERR_0 | 7 | Base0 G channel check error. | |
| | - | 6:4 | Reserved. | |
| | GAMMA_MEOAD_CHECK_G_BASE0[11:8] | 3:0 | See description of '2F7Ch | ·. |
| 3Fh | REG2F7E | 7:0 | Default : 0x00 | Access : R/W |
| (2F7Eh) | GAMMA_MLOAD_CHECK_G_BASE1[7:0] | 7:0 | Check value for auto mlo | ad base1 G channel. |
| 3Fh | REG2F7F | 7:0 | Default: 0x00 | Access : RO, R/W |
| (2F7Fh) | GAMMA_MLOAD_CHECK_G_ERR_1 | 7 | Base1 G channel check e | rror. |
| | | 6:4 | Reserved. | |
| M. | GAMMA_MLCAD_CHECK_G_BASE1[11:8] | 3:0 | See description of '2F7Eh | ı'. |
| 10h | REG2F80 | | Default : 0x00 | Access : R/W |
| (2 <mark>5</mark> 80h) | GAMMA_MLOAD_CHECK_B_BASE0[7 0] | 7:0 | Check value for auto mlo | ad base0 B channel. |
| l0h | REG2F81 | 7:0 | Default : 0x00 | Access: RO, R/W |
| 2F81h) | GAMMA_MLOAD_CHECK_B_ERR_0 | 7 | Base0 B channel check e | rror. |
| X | | 6:4 | Reserved. | |
| | GAMMA_MLOAD_CHECK_B_BASE0[11:8] | 3:0 | See description of '2F80h | ı' |
| l1h | REG2F82 | 7:0 | Default : 0x00 | Access : R/W |
| 2F82h) | GAMMA_MLOAD_CHECK_B_BASE1[7:0] | 7:0 | Check value for auto mlo | ad base1 B channel. |
| l1h | REG2F83 | 7:0 | Default : 0x00 | Access : RO, R/W |
| 2F83h) | GAMMA_MLOAD_CHECK_B_ERR_1 | 7 | Base1 B channel check e | rror. |
| | - | 6:4 | Reserved. | |
| | GAMMA_MLOAD_CHECK_B_BASE1[11:8] | 3.0 | See description of '2F82h | ,I |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---|-----|--|------------------------|
| 46h | REG2F8C | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Ch) | CAP_STAGE[3:0] | 7:4 | Capture stage selection 1: BRI output. 2: HBC output. 3: CON_BRI output. 4: FWC output. 5: Gamma output. 6: Noise dither output. | ta. |
| | - | | Reserved. | A |
| 16h | - | 7:0 | Default : - | Access : - |
| (2F8Dh) | - | | Reserved | |
| 17h (2F8Eh) | REG2F8E | | Default 0x00 | Access: R/W |
| | MAIN_R_CON_GAIN[7:0] | | | for pre-gamma CON_BRI. |
| 7h 2F8Fh) | REG2F8F | | Default : 0x00 | Access : R/W |
| 210111) | MATNUT CON CATALITICAL | * * | Reserved. | TOTAL |
| 8h | MAIN_R_CON_GAIN[11:8] REG2F91 | | See description of 2F Default: 0x0 | Access : R/W |
| 2F90h) | MAIN_G_CON_GAIN[7:0] | | | for pre-gamma CON_BRI. |
| 8h . | REG2F91 | | Default : 0x00 | Access : R/W |
| 2F91h) | W. C. | | Reserved. | Access I Ky II |
| | MAIN_G_CON_GAIN[11:8] | | See description of '2F | |
| 19h | REG2F92 | | Default : 0x00 | Access : R/W |
| 2F92h) | MAIN_B_CON_GAIN[7:0] | 7:0 | Main window B gain f | for pre-gamma CON_BRI. |
| 9h | REG2F93 | 7:0 | Default : 0x00 | Access : R/W |
| 2F93h) | | 7:4 | Reserved. | |
| X | MAIN_B_CON_GAIN[11:8] | 3:0 | See description of '2F | ⁻ 92h'. |
| Ah | REG2F94 | 7:0 | Default : 0x00 | Access : R/W |
| 2F94h) | SUB_R_CON_GAIN[7:0] | 7:0 | Sub window R gain fo | or pre-gamma CON_BRI. |
| Ah | REG2F95 | 7:0 | Default : 0x00 | Access : R/W |
| 2F95h) | - | 7:4 | Reserved. | |
| | SUB_R_CON_GAIN[11:8] | 3:0 | See description of '2F | ⁻ 94h'. |
| ₽Bh | REG2F96 | 7:0 | Default : 0x00 | Access : R/W |
| (2F96h) | SUB_G_CON_GAIN[7:0] | 7:0 | Sub window G gain for | or pre-gamma CON_BRI. |



| S_VOPR | EG Register (Bank = 2F, Su | b-Bank = | = 0F) | |
|---------------------|----------------------------|----------|------------------------|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 4Bh | REG2F97 | 7:0 | Default : 0x00 | Access : R/W |
| (2F97h) | - | 7:4 | Reserved. | |
| | SUB_G_CON_GAIN[11:8] | 3:0 | See description of '2F | -96h'. |
| lCh | REG2F98 | 7:0 | Default : 0x00 | Access : R/W |
| 2F98h) | SUB_B_CON_GAIN[7:0] | 7:0 | Sub window B gain fo | or pre-gam <mark>ma CON_BRI.</mark> |
| 4Ch (2F99h) | REG2F99 | 7:0 | Default: 0x00 | Access: R/W |
| | - | 7:4 | Reserved | |
| | SUB_B_CON_GAIN[11:8] | 3:0 | See description of '2F | ⁻ 98h'. |
| Dh | REG2F9A | 7:0 | Default : 0x00 | Access : R/W |
| 2F9Ah) | MAIN_R_BRI_OFFSET[7:0] | 7.0 | Main window R offset | t for pre-gamma CON_BRI. |
| Dh | REG2F9B | | Default : 0x00 | Access : R/W |
| 2F9Bh) | - | 7:3 | Reserved. | |
| | MAIN_R_BRI_OFFSET[10:8] | 2:0 | See description of '2F | gAh'. |
| | REG2F9C | 7:0 | Default : 0x00 | Access : R/W |
| | MAIN_G_BRI_OFFSET[7:0] | 7:0 | Main window G offset | t for pre-gamma CON_BRI. |
| Eh | REG2F9D | 7:0 | Default : 0x00 | Access : R/W |
| 2F9Dh) | | 7:3 | Reserved | |
| | MAIN_G_BRI_OFFSET[10:8] | 2:0 | See description of '2F | -9Ch'. |
| Fh 🔷 | REG2F9E | 7:0 | Default 0x00 | Access : R/W |
| 2F9Eh) | MAIN_B_BRI_OFFSET[7:0] | 7:0 | Main window B offset | t for pre-gamma CON_BRI. |
| Fh | REG2F9F | | Default : 0x00 | Access : R/W |
| 2F9Fh) | - | 7.3 | | |
| | MAIN_B_BRI_OFFSET[10:8] | | See description of '2F | |
| 0h | REG2FA0 | | Default : 0x00 | Access: R/W |
| 2FAOh) | SUB_R_BRI_OFFSET[7:0] | • | | for pre-gamma CON_BRI. |
| 0h | REG2FA1 | | Default : 0x00 | Access : R/W |
| 2FA1h) | L XV | | Reserved. | · · · · · · · · · · · · · · · · · · · |
| | SUB_R_BRI_OFFSET[10:8] | | See description of '2F | |
| 1h | REG2FA2 | | Default : 0x00 | Access : R/W |
| 2FA2h) | SUB_G_BRI_OFFSET[7:0] | | | for pre-gamma CON_BRI. |
| 1h | REG2FA3 | | Default : 0x00 | Access : R/W |
| 2FA3h) | - | | Reserved. | |
| | SUB_G_BRI_OFFSET[10:8] | | See description of '2F | -Δ2h' |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|------------------------|-----|---|-------------------------------|
| 52h | REG2FA4 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA4h) | SUB_B_BRI_OFFSET[7:0] | 7:0 | Sub window B offset | for pre-gamma CON_BRI. |
| 52h | REG2FA5 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA5h) | - | 7:3 | Reserved. | A • |
| | SUB_B_BRI_OFFSET[10:8] | 2:0 | See description of '2F | -A4h'. |
| 53h | REG2FA6 | 7:0 | Default: 0x00 | Access : R/W |
| (2FA6h) | - | 7:3 | Reserved | |
| | MAIN_NOISE_ROUND_EN | 2 | Main window noise ro | ounding enable for pre-gamm |
| | | | CON_BRI. | |
| | MAIN_BRI_EN | | | ess enable for pre-gamma |
| | | | CON_BRI | |
| | MAIN_CON_EN | 0 | | t enable for pre-gamma |
| | | | CON_BRI. | 7.00 |
| 53h (2FA7h) | REG2FA7 | | Default: 0x00 | Access : R/W |
| · | - | | Reserved. | |
| | SUB_NOISE_ROUND_EN | 2 | Sub window noise rounding enable for pre-gamma CON_BRI. | |
| | SUB_BRI_EN | 1 | | ess enable for pre-gamma |
| | SUD_DKI_LN | 1 | CON_BRI. | ss enable for pre-garrina |
| | SUB_CON_EN | 0 | | enable for pre-gamma |
| | | | CON_BRI. | этээлэгэг үгэ даггааг |
| 54h | REG2FA8 | 7:0 | Default: 0x00 | Access : R/W |
| (2FA8h) | FREEZ_VCNY_VALUE[7:0] | 7:0 | Output v-counter free | eze position. |
| 54h | REG2FA9 | 7:0 | Default : 0x00 | Access : R/W |
| 2FA9h) | - 1 | 7:3 | Reserved. | |
| | FREEZ_VCNT_VALUE[10:8] | 2:0 | See description of '2F | -A8h'. |
| 55h | REG2FAA | 7:0 | Default : 0x00 | Access : R/W |
| (2FAAh) | LOCK_VCNT_VALUE[7:0] | 7:0 | V-counter generates | output reference signal value |
| | | | 1 | when NEW_LOCK_POINT is |
| | | | set high. | |
| 55h | REG2FAB | 7:0 | Default : 0x00 | Access: R/W |
| (2FABh) | - | 7:3 | Reserved. | |
| | LOCK_VCNT_VALUE[10:8] | 2:0 | See description of '2F | -AAh'. |
| 56h | REG2FAC | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|--|---------------------------------|
| (2FACh) | - | 7:6 | Reserved. | |
| | OUTPUT_FIELD_SEL | 5 | Select field for output | reference signal. |
| | OTUPUT_FIELD_INV | 4 | Invert field for output | reference signal |
| | SW_RESET_VCNT_FREEZ | 3 | Software clear v-counter freeze status. | |
| | IVS_SEL | 2 | Select insert_end poin | t as input reference for fram |
| | NEW_LOCK_POINT | 1 | | signal for frame PLL enable |
| | INPUT_FREEZ | Ø | V-counter freeze enab | ıle. |
| 56h | REG2FAD | 7:0 | Default : 0x00 | Access: RO, R/W |
| (2FADh) | VCNT_FREEZ_REGION | 7 | In V-counter reeze st | atus. |
| | - | 6:2 | 2 Reserved | |
| | IVS_CNT[9:8] | 1:0 | Frame number for input reference generate. | |
| 57h | REG2FAE | 7.0 | Default: 0x00 Access: R/W | |
| 2FAEh) | SUB_Y_SUB_16 | | Sub input Y signal sub format. | 16 enable for CCIR656 |
| | MAIN_Y_SUB_16 | 6 | | b 16 enable for CCIR656 |
| | SUB_R_MIN_SIGN | 5 | Subt R min limit for BR | I is negative value. |
| | SUB_BRI_LIMIT_EN | 4 | Sub enable BRI input source limit. | |
| | MAIN_B_MIN_SIGN | 3 | Main B min limit for BRI is negative value. | |
| | MAIN_G_MIN_SIGN | 2 | Main G min limit for BRI is negative value. | |
| 12 | MAIN_R MIN_SIGN | 1 | Main R min limit for Bl | RI is negative value. |
|), | MAIN_BRI_LIMIT_EN | 0 | Main enable BRI input | source limit. |
| 7h | REG2FAF | 7:0 | Default : 0x00 | Access : R/W |
| 2FAFh) | | 7 | Reserved. | |
| X | PSEUDO_DE_SHIFT_ONLY | 6 | Random noise shift on enable. | lly during valid data period |
| | NOISE_DITH_EN | 5 | Noise dither enable. | |
| | GAMMA_REPEAT_MAX | 4 | Repeat gamma table r | max value for interpolation. |
| | CAP_EN | 3 | Capture image to IP e | nable. |
| | - | 2:0 | Reserved. | |
| 8h | REG2FB0 | 7:0 | Default : 0x00 | Access : R/W |
| (2FB0h) | MAIN_R_MIN_LIMIT[7:0] | 7:0 | Main R min limit value, MAIN_R_MIN_SIGN = | , s.12 format sign bit is bit-1 |



| S_VOPRE | G Register (Bank = 2F, Sub-l | Bank = | = 0F) | | |
|---------------------|------------------------------|--------|---|-------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | | | MAIN_R_MIN = -MAIN_R | _MIN_LIMIT. | |
| | | | MAIN_R_MIN_SIGN = 0: | | |
| | | | MAIN_R_MIN = MAIN_R | _MIN_LIMIT. | |
| 58h | REG2FB1 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FB1h) | - | 7:5 | Reserved | | |
| | MAIN_R_MIN_LIMIT[12:8] | 4:0 | See description of '2FB0h | | |
| 59h | REG2FB2 | 7:0 | Default: 0x00 | Access : R/W | |
| (2FB2h) | MAIN_R_MAX_LIMIT[7:0] | 7:0 | Main R max limit value, 1 | 2 format. | |
| 59h | REG2FB3 | 3 | Default : 0x00 | Access : R/W | |
| (2FB3h) | - | 7:4 | Reserved. | | |
| | MAIN_R_MAX_LIMIT[11:8] | 3:0 | See description of '2FB2h | '. | |
| 5Ah | REG2FB4 | 7:0 | Default: 0x00 | Access: R/W | |
| (2FB4h) | MAIN_G_MIN_LIMIT[7;0] | 7.0 | Main G min limit value, 5.12 format sign bit is bit-12. | | |
| | | | $MAIN_G_MIN_SIGN = 1:.$ | | |
| | | | $MAIN_G_MIN = -MAIN_G$ | | |
| | | | MAIN_G_MIN_SIGN = 0: | | |
| | 25005 | | MAIN_G_MIN = MAIN_G | | |
| 5Ah (2FB5h) | REG2FB5 | | Default 0x00 | Access : R/W | |
| (21 0311) | - | | Reserved. | | |
| | MAIN G_MIN_LIMIN[12:8] | | See description of '2FB4h | | |
| 5Bh | REG2FB6 | | Default: 0x00 | Access : R/W | |
| (2FB6h) | MAIN_G_MAY_LMIT[7:0] | | Main R max limit value 12 | | |
| 5Bh | REG2FB7 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FB7h) | | 7:4 | Reserved. | | |
| | MAIN_G_MAX_LIMIT[11:8] | 3:0 | See description of '2FB6h | '. T | |
| 5Ch | REG2FB8 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FB8h) | MAIN_B_MIN_LIMI7[7:0] | 7:0 | Main B min limit value, s.: | 12 format sign bit is bit-12. | |
| | X | | MAIN_B_MIN_SIGN = 1: | | |
| | | | MAIN_R_MIN = -MAIN_B_MIN_LIMIT. MAIN_B_MIN_SIGN = 0:. | | |
| | | | MAIN_R_MIN = MAIN_B | | |
| 5Ch | REG2FB9 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FB9h) | - | | Reserved. | | |
| | MAIN_B_MIN_LIMIT[12:8] | | See description of '2FB8h | 1 | |
| 5Dh | REG2FBA | | Default : 0x00 | Access : R/W | |
| JUII | NLU2FDA | 7.0 | Pelault : UXUU | ACCESS . R/ W | |



| S_VOPRE | S_VOPREG Register (Bank = 2F, Sub-Bank = 0F) | | | | | |
|---------------------|--|-----|--|-------------------------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2FBAh) | MAIN_B_MAX_LIMIT[7:0] | 7:0 | Main R max limit value 12 | 2 format. | | |
| 5Dh | REG2FBB | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FBBh) | - | 7:4 | Reserved. | | | |
| | MAIN_B_MAX_LIMIT[11:8] | 3:0 | See description of '2FBAh | · · | | |
| 5Eh | REG2FBC | 7:0 | Default 0x00 | Access: R/W | | |
| (2FBCh) | SUB_R_MIN_LIMIT[7:0] | 7:0 | Main R min limit value. S. 12 format sign bit is bit SUB_R_MIN_SIGN = 1: N SUB_R_MIN_LIMIT. | MAIN_R_MIN = | | |
| | | O | SUB_R_MIN_SIGN = 0: N SUB_R_MIN_LIMIT. | MAIN_R_MIN = | | |
| 5Eh | REG2FBD | 7:0 | Default: 0x00 | Access: R/W | | |
| (2FBDh) | | 7:5 | Reserved. | | | |
| | SUB_R_MIN_LIMIT[12/8] | 4:0 | See description of '2FBCh | 1. | | |
| 5Fh | REG2FBE | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FBEh) | SUB_R_MAX_LIMIT[7:0] | 7:0 | Main R max limit value, 1 | 2 format. | | |
| 5Fh | REG2FBF | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FBFh) | | 7:4 | Reserved. | | | |
| | SUB_R_MAX_LIMIT[11.8] | 3:0 | See description of '2FBEh | | | |
| 60h | REG2FC0 | 7:0 | Default: 0x00 | Access : R/W | | |
| (2FC0h) | SUB_G_MIN_LIMIT[7:0] | 7:0 | Main 6 min limit value, s.: | 12 format sign bit is bit-12. | | |
| M | | | SUB_G_MIN_SIGN = 1:. | | | |
| | MY, | | MAIN_G_MIN = -SUB_G_ | MIN_LIMIT. | | |
| | | | SUB_G_MIN_SIGN = 0:. MAIN_G_MIN = SUB_G_I | MIN LIMIT | | |
| 60h | REG2FC1 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FC1h) | ACG2FC1 | | | Access: R/W | | |
| | CUD C MINI LIMITELI 2001 | | 5 Reserved. | | | |
| Cib | SUB_G_MIN_NMIT[12.8] | | See description of '2FC0h | | | |
| 61h (2FC2h) | REG2FC2 | | Default : 0x00 | Access : R/W | | |
| | SUB_G_MAX_LIMIT[7:0] | | Main R max limit value 12 | | | |
| 61h (2FC3h) | REG2FC3 | | Default : 0x00 | Access : R/W | | |
| (21 6511) | - | | Reserved. | | | |
| _ | SUB_G_MAX_LIMIT[11:8] | | See description of '2FC2h | | | |
| 62h | REG2FC4 | 7:0 | Default: 0x00 | Access : R/W | | |



| | EG Register (Bank = 2F, S | | <u>-</u> | |
|---------------------|---------------------------|-----------------|--|-----------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2FC4h) | SUB_B_MIN_LIMIT[7:0] | 7:0 | Main B min limit value SUB_B_MIN_SIGN = MAIN_R_MIN = -SUB SUB_B_MIN_SIGN = MAIN_R_MIN = SUB_ | B_B_MIN_LIMIT. 0:. |
| 62h | REG2FC5 | 7:0 | Default 0x00 | Access : R/W |
| (2FC5h) | - | 7:5 | Reserved. | |
| | SUB_B_MIN_LIMIT[12:8] | 4:0 | See description of '2F | -C4h'. |
| 63h | REG2FC6 | 7:0 | Default: 0x00 | Access : R/W |
| (2FC6h) | SUB_B_MAX_LIMIT[7:0] | 7:0 | Main R max limit valu | ue 12 format. |
| 63h | REG2FC7 | 7:0 | Default : 0x00 | Access R/W |
| (2FC7h) | - | 7:4 | Reserved. | |
| | SUB_B_MAX_LIMIT[11:8] | 3:0 | See description of '2F | -C6h' |
| 6Ch | REG2FD8 | | Default : 0x00 | Access : R/W |
| (2FD8h) | RGB_COMPRESSION_MODE[7:0] | | New add function for | RGB_compression. |
| 6Ch | REG2FD9 | | Default : 0x00 | Access : R/W |
| (2FD9h) | RGB_COMPRESSION_MODE[15:8 | | | |
| 70h | REG2FE0 | | Default : 0x00 | Access : R/W |
| (2FE0h) | - X | 7:5 | | |
| | FWC_SUB_EN | 4 | FWC_SUB_EN | |
| | FWC DITHES A | 3:2 | | |
| 14 | FWC_DITHER_EN | 1 | FWC_DITHER_EN | |
| 70 h | FWC_MAIN_EN REG2FE1 | 7:0 | FWC_MAIN_EN Default: 0x00 | Access : R/W |
| (2FE1h) | KECZLET | 7: 0 7:4 | | Access : K/W |
| | FWC_STRENGTH[3:0] | 3:0 | | |
| 71h | REG2FE2 | 7:0 | | Access: R/W |
| (2FE2h) | . X | 7:6 | | 11, 11 |
| | FWC_SLOPE[5:0] | 5:0 | | |
| 71h | REG2FE3 | 7:0 | _ | Access : R/W |
| (2FE3h) | FWC_CTH[7:0] | 7:0 | FWC_CTH | · · |
| 72h | REG2FE4 | 7:0 | | Access : R/W |
| (2FE4h) | FWC_DELTA_R[7:0] | 7:0 | | - |
| 72h | REG2FE5 | 7:0 | Default : 0x80 | Access : R/W |



| S_VOPRE | G Register (Bank = 2F, Sul | b-Bank = | = 0F) | |
|---------------------|----------------------------|----------|-------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2FE5h) | FWC_DELTA_R[15:8] | 7:0 | See description of '2FE | |
| 73h | REG2FE6 | 7:0 | Default: 0x80 | Access: R/W |
| (2FE6h) | FWC_DELTA_R[23:16] | 7:0 | See description of '2FE | ∃4h'. |
| 73h | REG2FE7 | 7:0 | Default : 0x80 | Access : R/W |
| (2FE7h) | FWC_DELTA_R[31:24] | 7:0 | See description of '2FE | E4h'. |
| 74h | REG2FE8 | 7:0 | Default: 0x80 | Access : R/W |
| (2FE8h) | FWC_DELTA_R[39:32] | 7:0 | See description of '2FE | E4h'. |
| 74h | REG2FE9 | 7:0 | Default : 0x80 | Access : R/W |
| (2FE9h) | FWC_DELTA_R[47:40] | 7.0 | See description of '2FE | -4h'. |
| 75h | REG2FEA | 7:0 | Default : 0x80 | Access R/W |
| (2FEAh) | FWC_DELTA_R[55:48] | 7:0 | See description of 2FE | E4h'. |
| 75h | REG2FEB | 7:0 | Default: 0x80 | Access: R/W |
| (2FEBh) | FWC_DELTA_R[63:56] | 7:0 | See description of '2F | 4h'. |
| 76h | REG2FEC | 7:0 | Default : 0x80 | Access : R/W |
| (2FECh) | FWC_DELTA_R[X1:64] | 7:0 | See description of '2FE | ∃4h'. |
| 76h | REG2FED | 7:0 | Default : 0x80 | Access : R/W |
| (2FEDh) | FWC_DELTA_R[79:72] | 7:0 | See description of 2FE | |
| 77h | REG2FEE | 7:0 | Default: 0x80 | Access : R/W |
| (2FEEh) | FWC_DELTA_R[87.80] | 7:0 | See description of '2FE | |
| 77h | REG2FEF | 7:0 | Default : 0x80 | Access : R/W |
| (2FEFh) | FWC_DELTA_R[95.88] | 7:0 | See description of '2FE | ∃4h'. |
| 7Ah | REG2FF4 | 7.0 | Default : 0x80 | Access : R/W |
| (2 F F4h) | FWC_DELTA_B 7:0] | 7:0 | FWC_DELTA_B | • |
| 7Ah | REG2FF5 | 7:0 | Default : 0x80 | Access : R/W |
| (2FF5h) | FWC_DELTA_B[15:8] | 7:0 | See description of '2FF | -4h'. |
| 7Bh | REG2FF6 | 7:0 | Default : 0x80 | Access : R/W |
| (2FF6h) | FWC_DELTA_B[23:16] | 7:0 | See description of '2FF | -4h'. |
| 7Bh | REG2FF7 | 7:0 | Default : 0x80 | Access : R/W |
| (2FF7h) | FWC_DELTA_B[31:24] | 7:0 | See description of '2FF | -4h'. |
| 7Ch | REG2FF8 | | Default : 0x80 | Access : R/W |
| (2FF8h) | FWC_DELTA_B[39:32] | | See description of '2FF | |
| 7Ch | REG2FF9 | | Default : 0x80 | Access : R/W |
| (2FF9h) | FWC_DELTA_B[47:40] | | See description of '2FF | |



| S_VOPREG Register (Bank = 2F, Sub-Bank = 0F) | | | | | |
|--|--------------------|-----|---------------------------------|--------------|--|
| Index (Absolute) | | | Description | | |
| 7Dh | REG2FFA | 7:0 | Default: 0x80 | Access : R/W | |
| (2FFAh) | FWC_DELTA_B[55:48] | 7:0 | See description of '28 | FF4h'. | |
| 7Dh | REG2FFB | 7:0 | Default: 0x80 | Access : R/W | |
| (2FFBh) | FWC_DELTA_B[63:56] | 7:0 | 7:0 See description of '2FF4h'. | | |
| 7Eh | REG2FFC | 7:0 | Default 0x80 | Access: R/W | |
| (2FFCh) | FWC_DELTA_B[71:64] | 7:0 | See description of '21 | FF4hl | |
| 7Eh | REG2FFD | 7:0 | Default: 0x80 | Access R/W | |
| (2FFDh) | FWC_DELTA_B[79:72] | 7:0 | See description of '21 | FF4h'. | |
| 7Fh | REG2FFE | 7.0 | Default : 0x80 | Access : R/W | |
| (2FFEh) | FWC_DELTA_B[87:80] | 7:0 | See description of 2 | FF4h'. | |
| 7Fh | REG2FFF | 7:0 | Default: 0x80 | Access : R/W | |
| (2FFFh) | FWC_DELTA_B[95:88] | 7:0 | See description of '21 | FF4h'. | |



VOPREG Register (Bank = 2F, Sub-Bank = 10)

| VOPREG | Register (Bank = 2F, Sul | b-Ban | k = 10) | |
|---------------------|--------------------------|-------|--|----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default: 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Wir 02: Register of IP2 Main Wir 03: Register of IP2 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. 06: Register of DNR. 07: Register of SNR. 07: Register of SNR. 08: Register of SNR. 09: Register of SCMI. 10: Register of SCMI. 11: Register of PEAKING. 11: Register of DLC. 20: Register of OP1_TOP. 21: Register of CDDI. 22: Register of TDDI. 23: Register of HVSP. | ot. ndow. ndow. |
| | | | 24: Register of PAFRC. | |
| ~ 17 | | | 25: Register of xVYCC. | |
| N | | | 26: Register of DMS. | |
| | | | 27: Register of ACE2. | |
| 011 | REG2F02 | 7:0 | Default : 0x00 | Access : R/W |
| (2 F02h) | HSEND0[7:0] | 7:0 | 20h: Recommended value (p | , |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |
| (2F03h) | | 7:1 | Reserved. | |
| | DB_MASK | 0 | Double buffer register mask The double buffer register is DB_LOAD. | signal. updated when DB_MASK and |
| 02h | REG2F04 | 7:0 | Default: 0x00 | Access : R/W |
| (2F04h) | VSST[7:0] | 7:0 | Output VSYNC start (only us 302h: Recommended value f default value is 3). 402h: Recommended value f | for XGA output (power on |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|---------------|-----|--|---|--|
| 02h | REG2F05 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F05h) | - | 7:4 | Reserved. | | |
| | VSRU | 3 | 1: Registers 20h and VSYNC. | e. Are used to define output VSYNC The are used to define No Signal are used to define minimum H total | |
| | VSST[10:8] | 2:0 | See description of '2F0 | 04h'. | |
| 03h | REG2F06 | 7:0 | Default: 0x00 | Access : R/W | |
| (2F06h) | VSEND[7:0] | 7:0 | 304h: Recommended default value is 6). | value for XGA output (power on value for SXGA output. | |
|)3h | REG2F07 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F07h) | - | 7:3 | Reserved. | * | |
| | VSEND[10:8] | 2.0 | See description of '2F0 | 06h'. | |
| | REG2F08 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F08h) | DEHST[X:0] | 2:0 | External VD Using Sync. 0: Sync is Generated from Data Internally. 1: Sync from External Source. | | |
| 04h | REG2F09 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F09h) | | 7:4 | Reserved. | <u> </u> | |
| | DEHST[118] | 3:0 | See description of '2F(| D8h'. | |
| 5h | REG2F0A | 7:0 | Default : 0x00 | Access : R/W | |
| 2 - 0Ah) | DEHEND[7:0] | 7:0 | Output DE Horizontal | END. | |
| C (| | | 447h: Recommended value for XGA output (power on default value is 0). | | |
|)FL | DECOECT A | 7.0 | | value for SXGA output. | |
|)5h 2F0Bh) | REG2F0B | 7:0 | Default : 0x00 | Access : R/W | |
| <i> </i> | - DEHEMBER 03 | 7:4 | Reserved. | DAL! | |
| | DEHÈND[11.8] | 3:0 | See description of '2F0 | | |
|)6h 2F0Ch) | REG2F0C | 7:0 | Default : 0x00 | Access : R/W | |
| 21 UCII) | DEVST[7:0] | 7:0 | Output DE Vertical Sta 00: Default value. | art. | |
| | | | oo. Delault value. | | |



| Index | Mnemonic | Dia | Description | |
|------------|--------------|-----|--|--------------|
| (Absolute) | | Bit | Description | |
| (2F0Dh) | VSTSEL | 7 | Vertical Start Select. 0: DEVST[10:0] is Output DE vertical start. 1: DEVST[10:0] is Scaling Image Window vertical | al ctart |
| | _ | 6:4 | Reserved. | ıı start. |
| | DEVST[11:8] | 3:0 | See description of 2F0Ch' | * |
| 07h | REG2F0E | 7:0 | Default: 0x00 Access: R/W |) |
| (2F0Eh) | DEVEND[7:0] | 7:0 | Output DE Vertical END. 2FFh Recommended value for XGA output (powdefault value is 6). 3FFh Recommended value for SXGA output. | er on |
|)7h | REG2F0F | 7:0 | Default : 0x00 Access : R/W | |
| (2F0Fh) | - | 7:4 | Reserved. | 7 |
| | DEVEND[11:8] | 3:0 | See description of '2F0Eh'. | |
| | | 7:0 | Default: 0x00 Access: R/W | |
| (2F10h) | SIHST[7:0] | 7:0 | Scaling Image window Horizontal Start.48h: Recommended value (power on default is 0). | |
| 08h | REG2F11 | 7.0 | Default: 0x00 Access: R/W | |
| (2F11h) | | 7:4 | Reserved. | |
| | SIHST[11:8] | 3:0 | See description or '2F 0h'. | |
| 09h | REG2F12 | 7:0 | Default: 0x00 Access: R/W | |
| (2F12h) | SIHEND[7:0] | 7:0 | 447h: Recommended value for XGA output (pow default is 0). | er on |
| 09h | REG2F13 | 7:0 | 547h: Recommended value for SXGA output. Default: 0x00 Access: R/W | |
| 2F13h) | - ALGERIA | 7: | Reserved. | |
| • | SIHEND[11:8] | 3:0 | See description of '2F12h'. | |
|)Ah | REC 2F14 | 7:0 | Default : 0x00 Access : R/W | |
| 2F14h) | SIVST[7:0] | 7:0 | Scaling Image window Vertical Start. | |
| Ah | REG2F15 | 7:0 | Default : 0x00 Access : R/W | |
| 2F15h) | - 11 | 7:4 | Reserved. | |
| | SIVST[11:8] | 3:0 | | |
|)Bh | REG2F16 | 7:0 | Default : 0x00 Access : R/W | |



| Index | Mnemonic | Bit | Description | |
|----------------|--------------------------|---|--|--|
| (Absolute) | | | • | |
| (2F16h) | SIVEND[7:0] | 7:0 | Scaling Image window \ | Vertical END. |
| | | | | alue for XGA output (power on |
| | | | default value is 6). | alua fau CVCA autau |
| 001 | DE00547 | 7.0 | 3FFh: Recommended va | |
| 0Bh (2F17h) | REG2F17 | 7:0 | Default : 0x00 | Access : R/W |
| (21 2711) | - CT//END[11.0] | 7:4 | Reserved. | |
| 0Ch | SIVEND[11:8] REG2F18 | 3:0 | See description of '2F16 | |
| (2F18h) | | 7:0 | Default 0x00 | Access R/W |
| (21 2011) | HDTOT[7:0] | OT[7:0] 7:0 Output Horizontal Total. 53/h Recommended value for XGA output | | |
| | | | default value is 3). | ide for XOA output (power off |
| | | | 697h: Recommended va | elue for SXGA output |
| 0Ch | REG2F19 | 7:0 | Default : 0x00 | Access R/W |
| (2F19h) | - | 7:4 | Reserved. | |
| | HDTOT[11:8] | 3:0 | See description of '2F18 | sh'. |
| DDh | REG2F1A | 7.0 | Default 1 0x00 | Access : R/W |
| (2F1Ah) | 2F1Ah) VDTOT[7:0] | | Output Vertical Total | |
| | | * | | alue for XGA output (power on |
| | | -\.// | default value is 3). | alua fau CVCA autout |
| op. | REG2F1B | 7.0 | 42Ah; Recommended va | |
| 0Dh (2F1Bh) | KEGZF1B | 7:0 | Default: 0x00 | Access : R/W |
| | - VDTOTI1 (0) | 7:4 | Reserved. | LI |
| | VDTOT[11.9] REG2F20 | 3:0 | See description of '2F1A Default: 0x00 | |
| 20h) | | 7.0 | | Access : R/W |
| LOh | HSEND[7:0] | 7: 0 7:0 | Default : 0x4C | ue (power on default value is 0). Access: R/W |
| (2F21h) | AOV | 7.0 | | Access . R/ W |
| X | AUV | | Auto Output VSYNC. 0: OVSYNC is defined as | utomatically |
| | XX | | | nanually (register 0x20 - 0x23). |
| | OUTM | 6 | Output Mode. | , , , |
| | | | 0: Mode 0. | |
| | | | 1: Mode 1. | |
| | HRSM | 5 | HSYNC Remove Mode. | |
| | | | 0: Normal. | |
| | | | | n GPOA (Bank 2 register0x62 - |
| | | | 0x6A) is low. | |



| VOPREG | Register (Bank = 2F, Sul | b-Ban | k = 10) | |
|---------------------|--------------------------|-------|---|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | VSGP | 4 | VSYNC use GPO9. 0: Disable. 1: Enable (using Bank 2 regions) | ster 0x59 - 0x61 to define |
| | EHTT | 3 | Even H Total. 0: Enable, Output H Total is 1: Disable Output H Total is | |
| | MOD2 | 2 | Mode 2. 0: Disable. 1: Enable. | |
| | AHRT | Ò | Auto H total and Read start Tuning enable. 0: Disable. 1: Enable. | |
| | CTRL | 0 | ATCTRL function enable. 0: Disable. 1: Enable | |
| 11h | REG2F22 | 7.0 | Default : 0x00 | Access : R/W |
| (2F22h) | FPLLMD0 | | Frame PLL Mode 0. | |
| | SL_TUNE_EN | 6 | Short line tune enable. | |
| | AUTO_H_TOTAL_UPDATE_EN | 5 | Enable update AUTO_H_TOT | TAL value to H_TOTAL. |
| | Y | 4:2 | Reserved. | |
| | SSC_SHIFT | 1 | 0: Enable. 1: Disable. | |
| | CLKDIV2_POINT_SELECT | 8 | 0. Original. 1: New. | |
| 11 h | - (| 7:0 | Default : - | Access : - |
| (2F23h) | | Y | Reserved. | T |
| 12h | REG2F24 | 7:0 | Default : 0x20 | Access : R/W |
| (2F24h) | LCK_TH[7:0] | 7:0 | Frame PLL Lock Threshold. | T |
| 12h | REG2F25 | 7:0 | Default : 0x08 | Access : R/W |
| (2F25h) | LCK_TH[15.8] | 7:0 | See description of '2F24h'. | |
| 13h | REG2F26 | 7:0 | Default : 0x10 | Access : R/W |
| (2F26h) | FTNF[7:0] | 7:0 | Frame Tune Number of Fram | ne. |
| 13h | REG2F27 | 7:0 | Default : 0x10 | Access : R/W |
| (2F27h) | FTNS[3:0] | 7:4 | Tune Frame Number of Shor | t-line tune. |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|----------------------------|---------------------|-----|-------------------------------------|--|
| | - | 3 | Reserved. | |
| | PIP_REG_EN | 2 | PIP Register Enable. | |
| | FPLL_REP_EN | 1 | Frame PLL Report Fnable. | |
| | NOISY_GEN | 0 | Noise Generator. | |
| 4h | REG2F28 | 7:0 | Default : 0x00 Access : R/W | |
| 2F28h) | PFLL_LMT1[7:0] | 7:0 | Frame PLL Limit. | |
| 4h | REG2F29 | 7:0 | Default: 0x00 Access: R/W | |
| 2F29h) | PFLL_LMT0[7:0] | 7:0 | Frame PLL Limit. | |
| 5h | REG2F2A | 7:0 | Default: 0x00 Access: R/W | |
| 2F2Ah) | PFLL_LMT[7:0] | 7:0 | Frame PLL Limit. | |
| 5h | REG2F2B | 7:0 | Default: 0x00 Access: R/W | |
| 2F2Bh) | FPLL_LMT_OFST0[7:0] | 7:0 | Frame PLL Limit Offset low byte. | |
| 6h | REG2F2C | 7:0 | Default: 0x00 Access: R/W | |
| 2F2Ch) | FPLL_LMT_OFST1[7:0] | 7:0 | Frame PLL Limit Offset high byte. | |
| · | REG2F2D | 7:0 | Default . 0xF0 Access : R/W | |
| | M_HBC_GAIN[3:0] | 7.4 | Main window High brightness gain. | |
| | M_HBC_EN | 3 | Main window High brightness enable. | |
| | M_HBC_ROUNDING | 2 | Main window High brightness enable. | |
| | - | 1 | Reserved. | |
| | BRC | 0 | Brightness function. | |
| N | | | 0: Off. | |
| | | | 1. On. | |
| 9 <mark>h</mark> 2F32h) | REG2F32 | 7:0 | Default: 0x00 Access: R/W | |
| (F32II) | ADEAD_EN | 7 | Ahead mode enable. | |
| | SWBLBK | 6 | Sub window Blue screen color. | |
| X | | | 0: Black color. 1: Blue color. | |
| | SWBLUE | 5 | Sub window Blue screen control. | |
| | SWEEL | | 0: Off. | |
| | | | 1: On. | |
| | S_FMCLR_EN | 4 | Sub window frame color enable. | |
| | - | 3 | Reserved. | |
| | MBD_EN | 2 | Main window Border Enable. | |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|---------------|-------------|--|--------------------------|--|
| | MBLK | 1 | Main window Black scre | een control. | |
| | | | 0: Off. | | |
| | | | 1: On. | | |
| | NOSC_EN | 0 | No Signal Color Enable. | | |
| 19h | REG2F33 | 7:0 | Default : 0x00 | Access R/W | |
| (2F33h) | FCL_R[7:0] | 7:0 | Frame Color Red. | | |
| 1Ah (2524b) | REG2F34 | 7:0 | Default: 0x00 | Access : R/W | |
| (2F34h) | FCL_G[7:0] | 7:0 | Frame Color - Green. | | |
| 1Ah (25256) | REG2F35 | 7:0 | Default: 0x00 | Access : R/W | |
| (2F35h) | FCL_B[7:0] | 7:0 | Frame Color - Blue. | \ | |
| LBh | REG2F36 | 7:0 | Default : 0x02 Access : R/W | | |
| (2F36h) | DITHG[1:0] | 7:6 | Dither coefficient for 6 | channel. | |
| | DITHB[1:0] | 5 :4 | Dither coefficient for B channel. | | |
| SR | SROT | 3 | Spatial coefficient Rotat | re. | |
| | | | 0: Disable. | | |
| | TROT | | 1: Enable. | | |
| | IROI | | Temporal coefficient Ro 0: Disable | tate | |
| | | | 1: Enable. | | |
| | OBN | 1 | Output Bits Number (us | sed for 8/10-bit gamma). | |
| | | • | 0: 8-bit output. | | |
| | | | 1: 6-bit output (power | on default value). | |
| 1 | DITH | 0 | DITHer function. | | |
| 7 | W, | | 0: ⊖ff. 1: On. | | |
| LBh | REG2F37 | 7.0 | Default : 0x2D | Access : R/W | |
| (2F37h) | TL[1 0] | 7:6 | Top - Left dither coeffic | | |
| X | TR[1:0] | 5:4 | Top - Right dither coeff | | |
| | BL[1:0] | 3:2 | Bottom - Left dither coe | | |
| | BR[1:0] | 1:0 | Bottom - Right dither co | | |
| LCh | REG2F38 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F38h) | RST_E_4_FRAME | 7 | | - | |
| | NDMD | 6 | Reset noise generator by frames enable. Noise Dithering Method. | | |



| VOPREG | Register (Bank = 2F, Su | ub-Ban | K = 10) | |
|---------------------|-------------------------------|-------------------|---|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | DATP | 5 | Dither based on Auto Phase 0: Disable. 1: Enable. | threshold. |
| | DRT | 4 | Dither Rotate Type. 0: EOR. 1: Rotate. | ×9. |
| | DT3 | 3 | Dither Type 2 control. 0: Disable dither type 2. 1: Enable dither type 2. | |
| | DT2 | 2 | Dither Type 2. 0: Output data bits 1 and 0 a 1: Output data bits 2, 1 and value. | according to input pixel value. O according to input pixel |
| | DT1 | 1 | Dither Type 1. 0: Normal. 1: Output data bits 1 and 0 | are always 00. |
| | TDFNC | | Tempo-Dither Frame Number Or Tempo-dither every frame 1. Tempo-dither every 2 frame | ę. |
| 1Ch (2F39h) | REG2F39 - SHORT_1LINE_DISABLE | 7 6 | Default: 0x00 Reserved. 1: Disable 0: Enable. | Access : R/W |
| | EGWT HTOTAL | 5 4 3 | Reserved. Encode Gamma Write. H Total End 11. | |
| ٤(| HDE_END HFD _END | 1 | HDE End 11. HFDE END 11. | |
| 1Dh | OUTFRR_ENO REG2F3A | 7: 0 | Output Free-run Enable. Default: 0x03 | Access : R/W |
| (2F3Ah) | IVS_DIFF_THR[X:0] | 7:0 | Input vs Different Threshold | |
| 1Dh (2F3Bh) | REG2F3B | 7:0 | Default : 0x07 | Access : R/W |
| (ZF3BII) | TUNE_FIELĎ_IP | 7 | · | ld for VOP_DISP inset signal. |
| 1Eh | IVS_STB_THR[6:0] REG2F3C | 6:0 7:0 | Input vs Stable Thresholds. Default: 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description |
|------------------|-------------------|-----|---|
| (2F3Ch) | LMT_ADD_NMB[7:0] | 7:0 | Limit adjust Number in ACC_FPLL mode. |
| 1Eh | REG2F3D | 7:0 | Default: 0x00 Access: R/W |
| (2F3Dh) | FPLL_MD1 | 7 | FPLL Mode 1. |
| | FPLL_DIS | 6 | FPLL Stop. |
| | ACC1_SEL[1:0] | 5:4 | Select modify numbers 00: 3/4 diff numbers 01: 1/2 diff numbers. Others: 1/4 diff numbers. |
| | - | 3 | Reserved. |
| | ADD_LINE_SEL | 2 | Select Add Line into frame or pixel into line. |
| | CH_CH_MD1 | 1 | ACC FPLL Mode 1. |
| | CH_CH_MD0 | 0 | ACC FPLL Mode 0. |
| 1Fh | REG2F3E | 7:0 | Default : 0x00 Access : R/W |
| (2F3Eh) | IVS_PRD_NUM[7:0] | 7:0 | Count Number per Input v.s. |
| 1Fh | REG2F3F | 7:0 | Default: 0x00 Access: R/W |
| (2F3Fh) | | 7:4 | Reserved. |
| | IVS_PRD_NUM[11:8] | 3:0 | See description of '2, 32h'. |
| 21h | REG2F42 | 7.0 | Default : 0x00 Access : R/W |
| (2F42h) | LCPS | ** | LVDS Channel Polarity Swap (P/N swap). 0: Disable. 1: Enable. |
| 7 | LCS (// | 6 | LVDS Channel Swap. 0: Disable. Enable. |
| , | 3 | Vic | When enabled in dual LVDS: LVA0M/LVA3M swap, LVA0P/LVA3P swap, LVA1M/LVACKM swap, |
| X | | | LVA1P/LVACKP swap, LVB0M/LVB3M swap, LVB0P/LVB3I swap, LVB1M/LVBCKM swap, LVB1P/LVBCKP swap. When enabled in single LVDS: LVA0M/LVA3M swap, LVA0P/LVA3P swap, LVA1M/LVACKM swap, LVA1P/LVACKP swap. |
| | MLXT0 | 5 | MSB/LSB Exchange Type for 6/8/10-bit. |
| | LTIM | 4 | LVDS TI Mode. 0: Normal. 1: TI Mode. |



| OMLX | Index (Absolute) | Mnemonic | Bit | Description |
|--|---------------------|-------------------|-----|--------------------------------------|
| 0: Normal. 1: Exchange. | | OMLX | 3 | 0: Normal. |
| 0: Normal. 1: Bichange | | EMLX | 2 | 0: Normal. |
| ### Company of Company | | ORBX | 1 | 0: Normal. |
| MLXT1 7 MSB/LSB Exchange Type for 6/6/10-bit DOT 6 Differential Output Type. 1: Reduled-swing LVDS/Increased-swing RSDS. WHTS 5 White Screen (including Main window and Sub window). 0: Disable. 1: Enable. BLSK 4 Black Screen (including Main window and Sub window). 0: Disable. 1: Enable. REVERSE 3 REVERSE luminosity. 0: Off. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_SUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | ERBX | 0 | 0: Normal. |
| DOT 6 Differential Output Type. 9 Normal MVDS/RSDS operation. 1: Rédused-swing LVDS/Increased-swing RSDS. WHTS 5 White Screen (including Main window and Sub window). 0: Disable. 1: Enable. BLSK 4 Black Screen (including Main window and Sub window). 0: Disable. 1: Enable. REVERSE 3 REVERSE luminosity. 0: Off. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_SUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | REG2F43 | 7:0 | Default: 0x00 Access : R/W |
| UNITS I: Reduced-swing LVDS/Increased-swing RSDS. White Screen (including Main window and Sub window). 0: Disable. 1: Enable: BLSK 4 Black Screen (including Main window and Sub window). 0: Disable. 1: Enable. REVERSE 3 REVERSE luminosity. 0: Off. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_QUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | (2F43h) | MLXT1 | 7 | MSB/LSB Exchange Type for 6/8/10-bit |
| 0: Disable. 1: Enable. BLSK 4 Black Screen (including Main window and Sub window). 0: Disable. 1: Enable. REVERSE 3 REVERSE luminosity. 0: Oiff. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_OUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | DOT | 6 | 0. Normal LVDS/RSDS operation. |
| 0: Disable. 1: Enable. REVERSE 3 REVERSE luminosity. 0: Off. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_OUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | WHTS | | 0: Disable. |
| 0: Off. 1: On. STO 2 Stagger Output (only used when DPO= 1). 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_OUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | BLSK | 4 | 0: Disable. |
| 0: Disable. 1: Enable. DPX 1 A/B Port Swap (only used when DPO= 1). 0: Disable. 1: Enable. DUAL_PIXEL_OUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | | REVERSE | 3 | 0: Off. |
| 0: Disable. 1: Enable. DUAL_PIXEL_OUTPUT 0 Dual Pixel Output. 0: Single pixel. 1: Dual pixel. | <u> </u> | STÖ | 3 | 0: Disable. |
| 0: Single pixel. 1: Dual pixel. | | DPX | 1 | 0: Disable. |
| 22h REG2F44 7:0 Default : 0x00 Access : R/W | | DUAL_PIXEL_OUTPUT | 0 | 0: Single pixel. |
| | 22h | REG2F44 | 7:0 | Default: 0x00 Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|--------------|-----|--|
| | AB_SWAP | 5 | LVDS AB Port Swap. |
| | CKSEL[4:0] | 4:0 | Enable clock of internal control. 00h: TTL output. 11H: Single LVDS output. 13h: Dual LVDS output. |
| 22h | REG2F45 | 7:0 | Default : 0x00 Access : R/W |
| (2F45h) | FBLALL_SET | 7 | Frame buffer less all set. |
| | PUT_REG_PTT1 | 6 | Register overwrite 0 bit 1. |
| | PDP10BIT | 5 | PDP 10 bits mode, support single 10 bit LVDS PDP. |
| | TTL_LVDS | 4 | TTL LVDS mode, let single TTL and LVDS use same board. |
| | BRGS | 3 | B port pixel R/G Swap. 0: Disable. 1: Enable. |
| | ARGS | 2 | A port pixel R/G Swap. 0: Disable. 1: Enable. |
| | BGBS | | B port pixel G/B Swap. 0: Disable. 1: Enable |
| | AGBS | 0 | A port pixel G/B Strap. 0: Disable. 1: Enable. |
| 23h | REG2F46 | 7:0 | Default: 0x00 Access: R/W |
| (2F46h) | OSDCHBLEND | | OSD Character Blending mode. |
| * | - NBM | 5 | Reserved. New Blending Level. 0: Original blending level (BLENDL = 000 means 0% transparency). 1: New blending level (BLENDL = 000 means 12.5% transparency). |
| | - | 4 | Reserved. |
| | GATP | 3 | Gamma Automatically On/Off based on Auto Phase value. 0: Disable. 1: Enable. |



| Index | Mnemonic | Bit | Description |
|---------------------|-------------------|-----|---|
| inaex (Absolute) | | BIC | Description |
| () | BLENDL[2:0] | 2:0 | OSD alpha blending Level. |
| | | | 000: 12.5% transparency. |
| | | | 001: 25.0% transparency. |
| | | | 010: 37.5% transparency. |
| | | | 011: 50.0%% transparency. |
| | | | 100: 62.5% transparency. 101: 750% transparency. |
| | | | 110: 87.5% transparency. |
| | | | 111: 100% transparency. |
| 24h | REG2F48 | 7:0 | Default: 0x00 Access: R/W |
| (2F48h) | MNS_COL[7:0] | 7:0 | Main Window No Signal Color |
| 24h | REG2F49 | 7:0 | Default: 0x00 Access: R/W |
| (2F49h) | MBCOL[7:0] | 7:0 | Main Window Forder Color. |
| 25h | REG2F4A | 7:0 | Default: 0x00 Access: R/W |
| 2F4Ah) | FPLL_NEW_EN | 7 | Select FPLL output lock point. |
| | SLOW_RAW_LIN[3:0] | 6:3 | Raw threshold in FPLL_tune_slow. |
| | SLOW_CNT_LIM[2:0] | 2:0 | Count threshold. |
| 25h | REG2F4B | 7:0 | Default: 0x00 Access: R/W |
| (2F4Bh) | GATED_LVL[1:0] | 7:6 | ODCLK gated level |
| | FLOCK_DL_LN[2:0] | 5:3 | Delay line number in Flock mode. |
| | FLOCK_AH_LN[2:0] | 2:0 | Ahead line in Flock mode. |
| 26h | REG2F4C | 7:0 | Default: 0x00 Access: R/W |
| 2F4Ch) | CM11[7:0] | 7:0 | Color Matrix Coefficient 11. |
| 26 | REG2F4D | 7:0 | Default: 0x00 Access: R/W |
| 2F 4Dh) | - (| 7:5 | Reserved. |
| | CM11[12:8] | 4:0 | See description of '2F4Ch'. |
| 27h | REG2F4E | 7:0 | Default: 0x00 Access: R/W |
| (2F4Eh) | CM12[7:0] | 7:0 | Color Matrix Coefficient 12. |
| 27h | REG2F4F | 7:0 | Default: 0x00 Access: R/W |
| (2F4Fh) | - | 7:5 | Reserved. |
| | CM12[12:8] | 4:0 | See description of '2F4Eh'. |
| 28h | REG2F50 | 7:0 | Default: 0x00 Access: R/W |
| (2F50h) | CM13[7:0] | 7:0 | Color Matrix Coefficient 13. |
| 28h | REG2F51 | 7:0 | Default: 0x00 Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|-----|------------------------------|--------------|
| (2F51h) | - | 7:5 | Reserved. | |
| | CM13[12:8] | 4:0 | See description of '2F50h'. | |
| 29h | REG2F52 | 7:0 | Default: 0x00 | Access : R/W |
| 2F52h) | CM21[7:0] | 7:0 | Color Matrix Coefficient 21. | A • |
| 29h | REG2F53 | 7:0 | Default : 0x0 | Access : R/W |
| 2F53h) | - | 7:5 | Reserved | |
| | CM21[12:8] | 4:0 | See description of '2F52h'. | |
| 2Ah | REG2F54 | 7:0 | Default: 0x00 | Access : R/W |
| 2F54h) | CM22[7:0] | 7:0 | Color Matrix Coefficient 22. | • |
| :Ah | REG2F55 | 7:0 | Default : 0x00 | Access : R/W |
| 2F55h) | - | 7:5 | Reserved. | |
| | CM22[12:8] | 4:0 | See description of '2F54h'. | |
| Bh | REG2F56 | 7:0 | Default: 0x00 | Access : R/W |
| 2F56h) | CM23[7:0] | 7:0 | Color Matrix Coefficient 23. | |
| Bh | REG2F57 | 7:0 | Default: 0x00 | Access : R/W |
| (2F57h) | - | 7.5 | Reserved. | 1 |
| | CM23[12:8] | 4:0 | See description of '2F56h'. | |
| 2Ch | REG2F58 | 7:0 | Default : 0x00 | Access : R/W |
| 2F58h) | CM31[7:0] | 7:0 | Color Matrix Coefficient 31. | |
| 2Ch | REG2F59 | 7:0 | Default: 0x00 | Access : R/W |
| 2F59h) | - (//)/ _^ | 7:5 | Reserved. | |
| | CM31[12:8] | 4:0 | See description of '2F58h'. | |
| 2Dh | REG2F5A | 7:0 | Default : 0x00 | Access : R/W |
| 2F5Ah) | CM32[7:0] | 7.0 | Color Matrix Coefficient 32. | - |
| Dh | REG2F5B | 7:0 | Default : 0x00 | Access : R/W |
| 2F5Bh) | | 7:5 | Reserved. | |
| | CM32[12:8] | 4:0 | See description of '2F5Ah'. | |
| Eh | REG2F5C | 7:0 | Default : 0x00 | Access : R/W |
| 2F5Ch) | CM33[7:0] | 7:0 | Color Matrix Coefficient 33. | • |
| Eh | REG2F5D | 7:0 | Default : 0x00 | Access : R/W |
| 2F5Dh) | - | 7:5 | Reserved. | |
| | CM33[12:8] | 4:0 | See description of '2F5Ch'. | |
| 2Fh | REG2F5E | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-----------|-----|--|
| (2F5Eh) | - | 7 | Reserved. |
| | FTPS | 6 | Front-TPSCR. 0: Disable. 1: Enable. |
| | CMRND | 5 | Color Matrix Rounding control. 0: Disable. 1: Enable. |
| | CMC | 4 | Color Matrix Control. 0: Disable. 1: Enable. |
| | - | | Reserved. |
| | RRAN | 2 | Red Range. 0: 0~255. 1: 128 127. |
| | GRAN | 1 | Green Range 0: 0~255.1/-128~127. |
| | BRAN | 0 | Blue Range. 0: 0~255. 1: -128~127. |
| 2Fh | REG2F5F | 7:0 | Default: 0x00 Access: R/W |
| 2F5Fh) | SSFD | 7 | Sub window Shift Field. 0: Shift even field. 0: Shift odd field. |
| | SSLN[1:0] | 6:5 | Sub window Shift Line Numbers. 00. Shift 0 line between odd and even field. 01: Shift 1 line between odd and even field. |
| 6.6 | | | 10: Shift 2 lines between odd and even field.11: Shift 3 lines between odd and even field. |
| X | | 4 | Insert Line when Interlace Mode. 0: Do not insert. 1: Insert. |
| | MSFB | 3 | Main window Shift Field. 0: Shift even field. 1: Shift odd field. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------|-----|--|--------------------------|
| | MSLN[2:0] | 2:0 | Main window Shift Line Numbers. 000: Shift 0 line between odd and even field. 001: Shift 1 lines between odd and even field. 010: Shift 2 lines between odd and even field. 011: Shift 3 lines between odd and even field. 1xx: Shift 4 lines between odd and even field. | |
| 30h | REG2F60 | 7:0 | Default 0x00 | Access : RO |
| 2F60h) | IFVP[7:0] | 7:0 | Insert Fraction Vertical I | Position. |
| 30h | REG2F61 | 7:0 | Default: 0x00 | Access : RO |
| 2F61h) | IFVP[15:8] | 7:0 | See description of '2F60 | h'. |
| 31h | REG2F62 | 7:0 | Default : 0x00 | Access : RO |
| (2F62h) | IFRACTW[7:0] | 7:0 | Insert Fraction Width. PD Down value. | |
| 31h | REG2F63 | 7:0 | Default: 0x00 | Access: RO |
| 2F63h) | IFRACTW[15:8] | 7:0 | See description of '2F62 | h'. |
| 32h | REG2F64 | 7:0 | Default : 0x00 | Access : RO |
| (2F64h) | OVSSTAT[7:0] | | Output Vertical Total States. Equal to 1 when phase | error less than 29h/2Ah. |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : RO |
| 2F65h) | J .% | 7 | Reserved. | - |
| | OVERDESTAT | 6 | Output Vertical DE Statu | JS. |
| 13 | - */./ | 5:3 | Reserved. | |
| | OVSSTAT[10:8] | 2:0 | See description of '2F64 | h'. |
| 3h | REG2F66 | 7:0 | Default : 0x00 | Access : R/W |
| 2F66h) | ORTSTAT0[7:0] | 7:0 | OHSTAT initial value. | · |
| 34h | REG2F68 | 7:0 | Default : 0x00 | Access : RO |
| 2F68h) | OHTSTAT1[7:0] | 7:0 | Output H Total Status. | |
| 55h | REG2F6A | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Ah) | - | 7:4 | Reserved. | |
| | OHTSTAT2[3:0] | 3:0 | OHSTAT initial value. | |
| 36h | REG2F6C | 7:0 | Default : 0x00 | Access : RO |
| (2F6Ch) | - | 7:4 | Reserved. | |
| | OHTSTAT3[3:0] | 3:0 | OHSTAT initial value. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|--------------------------------------|-----------------------------------|
| 37h | REG2F6E | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Eh) | FRACST0[7:0] | 7:0 | Fraction initial value. | |
| 38h | REG2F70 | 7:0 | Default: 0x00 | Access : RO |
| 2F70h) | FRACST1[7:0] | 7:0 | Fraction Status. | A • |
| 39h | REG2F72 | 7:0 | Default : 0x00 | Access : R/W |
| 2F72h) | - | 7:3 | Reserved | |
| | FRACST2[2:0] | 2:0 | Fraction Status | |
| BAh | REG2F74 | 7:0 | Default: 0x00 | Access : RO |
| 2F74h) | - | 7:3 | Reserved. | |
| | FRACST3[2:0] | 2.0 | Fraction Status. | |
| Bh | REG2F76 | 7:0 | Default: 0x00 | Access : R/W |
| 2F76h) | HTTMGN[7:0] | ₹:0 | H Total Margin. | |
| Bh | REG2F77 | 7:0 | Default: 0x00 | Access: R/W |
| 2F77h) | SSCMGN[7:0] | 7:0 | SSC Margin | |
| Ch | REG2F78 | 7:0 | Default: 0x00 | Access : R/W |
| 2F78h) | RSTVALUE0[7:0] | 7.0 | Read Start initial value | 7 |
| Dh | REG2F7A | 7:0 | Default: 0x00 | Access : RO |
| 2F7Ah) | RSTVALUE1[7:0] | 7:0 | Read Start Value. | |
| Eh 🗼 | REG2F7C | 7:0 | Default: 0x00 | Access: R/W |
| 2F7Ch) | | 7:5 | Reserved. | |
| | RSTVALUEZI4:0] | 4:0 | Read Start initial value | <u>.</u> |
| Fb | REG2F7E | 7:0 | Default : 0x00 | Access : RO |
| 2 5 7Eh) | - | 7:5 | Reserved. | |
| | RSTVALUE3[4:0] | 4.0 | Read Start Value. | |
| 0h 🚺 | REG2F80 | 7:0 | Default : 0x00 | Access : R/W |
| 2F80h) | | 7:6 | Reserved. | |
| | FRONT_BACK | 5 | Set front back mode. | |
| | - \ | 4:0 | Reserved. | |
| 1h | REG2F82 | 7:0 | Default : 0x00 | Access : R/W |
| 2F82h) | INP8 | 7 | This bit with INE_DRV gamma mapping. | 3 to enable G replace R and B for |
| | ONE_DRV3 | 6 | Gamma use G replace | R and B for gamma mapping. |
| | GABYP | 5 | By pass gamma function | on. |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|---------------------|-----|--|
| | - | 4:3 | Reserved. |
| | TUN_FPLL_DL_LN[2:0] | 2:0 | Delay line numbers of FPLL mode. |
| 41h | REG2F83 | 7:0 | Default : 0x00 Access : R/W |
| (2F83h) | TSTDATA[7:0] | 7:0 | Reserved. |
| 42h | REG2F84 | 7:0 | Default : 0x00 Access : R/W |
| (2F84h) | LFCOEF1[2:0] | 7:5 | Loop filter coefficient 1. |
| | LFCOEF2[4:0] | 4:0 | Loop filter coefficient 2. |
| 12h | REG2F85 | 7:0 | Default: 0x00 Access: R/W |
| (2F85h) | TUNE_SLOW[7:0] | 7:0 | Tune number for OVDE lock value fine tune. |
| 43h | REG2F86 | 7:0 | Default : 0x00 Access : R/W |
| (2F86h) | TFRACN[7:0] | 7:0 | Target Fraction Number. |
| | | | / Frame PLL limit RK[7:0]. |
| 45h | REG2F8A | 7:0 | Default: 0x00 Access: RO, R/V |
| (2F8Ah) | - | 7 | Reserved |
| | PDP_MASK_EN | 6 | Reserved |
| | - | 1 | Reserved. |
| | FX_PROT | 4 | Frame Change Protect |
| | | 3:0 | Reserved. |
| 45h | REG2F8B | 7:0 | Default: 0x40 Access: R/W |
| (2F8Bh) | TSTMD_REG_EN | 7 | Test Mode Register Enable. |
| | | | 0: Disable. |
| | | | : Enable. |
| | EOCK | 6 | Use External Clock (pin) as Output Dot Clock. |
| | | | 0: Disable (use internal dot clock). 1: Enable (use external dot clock). |
| | | 5:3 | Reserved. |
| X | ВРМ | 2 | Bypass clock Mode (IDCLK as ODCLK). |
| | X | | 0: Disable. |
| | | | 1: Enable. |
| | PTEN | 1 | PLL Test register protect bit. |
| | | | 0: Disable. |
| | • | | 1: Enable. |
| | LRTM | 0 | LVDS/RSDS Test Mode enable. |
| | | | 0: Disable. |



| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|----------------|-----|---|-------------------------------|
| 46h | REG2F8C | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Ch) | CLKDLYSEL[3:0] | 7:4 | OCKDLY[3:0]: OCLK Donly). 0: 16 step to adjust. 1: Typical 0.8ns.delay/ | elay adjustment (TCON feature |
| | OCLK | 3 | Output CLK control. 0: Normal. 1: Invert | |
| | ODE | 2 | Output DE control. 0: Active high. 1: Active low. | |
| | ovs | 1 | Output VSYNC control 0: Active high. 1: Active low. | |
| | OHS | 0 | Output HSYNC control O: Active high. 1: Active low. | O , |
| 16h (2F8Dh) | REG2F8D | 7.0 | Default : 0x00 | Access : R/W |
| | - OEDB | 5 | Reserved. Output Even Data Bus 0: Normal. 1: Tri-state. | pin control. |
| H | OODB | 4 | Output Odd Data Bus 0: Normal. 1: Tri-state. | pin control. |
| | OVS0 | Vic | OVSYNC pin control. 0: Normal. 1: Tri-state. | |
| X | OHS0 | 2 | OHSYNC pin control. 0: Normal. 1: Tri-state. | |
| | ODEC | 1 | ODE pin control. 0: Normal. 1: Tri-state. | |
| | OCLK0 | 0 | OCLK pin control. 0: Normal. 1: Tri-state. | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|---------------|-----|---|---|
| 47h | REG2F8E | 7:0 | Default : 0x00 | Access : R/W |
| 2F8Eh) | DEDRV[1:0] | 7:6 | Output DE Driving curr 00: 4mA. 01: 6mA. 10: 8mA. 11: 12mA. | rent select. |
| | CLKDRV[1:0] | 5:4 | Output Clock Driving c 00: 4mA.01: 6mA. 10: 8mA. 11: 12mA. | urrent select. |
| С | ODDDRV[1:0] | K C | | nel Driving current select. |
| | EVENDRV[1:0] | 1:0 | Output data Even char 00: 4mA 01: 6mA. 10: 8mA. 11: 12mA | nnel Driving current select. |
| 18h | REG2F90 | 7:0 | Default : 0x00 | Access : R/W |
| 2F90h) | U X | 7:6 | Reserved. | |
| | SKEW[1:0] | 5:4 | Output data SKEW. | |
| | ECLKDLY[3:0] | 3:0 | ECLK Delay adjustmen 0: 16 steps to adjust. Typical 0.8ns delay/ | , |
| 8h | REG2F91 | 7:0 | Default: 0x00 | Access : R/W |
| 2F91h) | TEST_OLK_MODE | 7 | 0: Disable. 1: Enable. | |
| | PLL_DIV2 | 6 | 0: Normal. 1: Test clock output di | vided by 2. |
| | DDR_TEST | 5 | 1: Select DDR 29est bu | JS. |
| | TEST_MD_D | 4 | 1: Enable 24-bit test b | us output. |
| | - | 3:0 | Reserved. | |
| 19h | REG2F92 | 7:0 | Default : 0x00 | Access: R/W |
| (2F92h) | | | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------|-----|--|----------------|
| 49h | REG2F93 | 7:0 | Default: 0x00 | Access : R/W |
| 2F93h) | CHIPID[7:0] | 7:0 | Chip ID. | |
| ŀAh | REG2F94 | 7:0 | Default: 0x00 | Access : RO |
| 2F94h) | BOND_STS[7:0] | 7:0 | Reserved. | |
| Bh | REG2F96 | 7:0 | Default : 0x44 | Access : R/W |
| 2F96h) | LP_SET0[7:0] | 7:0 | Output RLL Set. | |
| Bh | REG2F97 | 7:0 | Default: 0x55 | Access: R/W |
| 2F97h) | LP_SET0[15:8] | 7:0 | See description of '2F9 | 96h'. |
| I Ch | REG2F98 | 7:0 | Default: 0x00 | Access : R/W |
| 2F98h) | LP_SET1[7:0] | 7:0 | Output PLL Set. | |
| 0h | REG2FA0 | 7:0 | Default : 0x0 | Access : R/W |
| 2FA0h) | OBN10 | 7 | 10-bit Bus enable. | |
| | DITHER_MINUS | 6 | 1. Enable | |
| | GPODDC | 5 | GPO, GPO[3] use for [| DDC DAT/CLK. |
| | M_GRG | | Main window Gamma | Rounding. |
| | - | 3.1 | Reserved. | 7. |
| | GCFE | 0 | Gamma correction fun | ction enable. |
| | | | 0: Off. | |
| | | | 1: On. | |
| 6h | REG2FAC | 7:0 | Default 0x00 | Access : R/W |
| 2FACh) | LIM_HS | 7 | Limit Htotal by PWM c | ounter enable. |
| | NEW_FIELD_3FL | 6 | Select field created me | |
| | | | 0: Created by Vsync a 1: Created by VFDE. | na Hsync. |
| | SEL OSD_AL | | Select OSD down cour | nt index |
| | JEL_OOD_AL | | 0: VFDE end. | it illucx. |
| X | | | 1: Vsync end. | |
| | · XC | 4:0 | Reserved. | |
| 57h | REG2FAE | 7:0 | Default : 0x00 | Access : RO |
| 2FAEh) | REM[7:0] | 7:0 | Htotal REMainder valu | e. |
| 57h | REG2FAF | 7:0 | Default : 0x00 | Access : RO |
| 2FAFh) | - | 7:4 | Reserved. | |
| | REM[11:8] | 3:0 | See description of '2FA | AEh'. |
| 58h | REG2FB0 | 7:0 | Default : 0x00 | Access : R/W |



| Index | Mnemonic | D:4 | Description | |
|----------------|-------------------------|------------|-------------------------|-------------------------------------|
| (Absolute) | | Bit | Description | |
| (2FB0h) | PWM5DIV[7:0] | 7:0 | PWM5 CLK div factor. | |
| 58h | REG2FB1 | 7:0 | Default: 0x00 | Access: R/W |
| (2FB1h) | - | 7:1 | Reserved. | |
| | PWM5DIV[8] | 0 | See description of '2FB | 0h'. |
| 59h | REG2FB2 | 7:0 | Default : 0x0 | Access: R/W |
| (2FB2h) | PWM5DUTY[7:0] | 7:0 | PWM5 period. | |
| 5Ah | REG2FB4 | 7:0 | Default: 0x00 | Access: R/W |
| (2FB4h) | TRACE_PHASE_HTOTAL[7:0] | 7:0 | New Htotal for fast pha | ase offset reduce, only active when |
| | | | TRACE_PHASE_EN is se | et to 1. |
| 5Ah | REG2FB5 | 7:0 | Default : 0x00 | Access : R/W |
| (2FB5h) | - | 7 | Reserved. | |
| | NEW_HBC_CLAMP | 6 | Clamp function for HBC | C gain. |
| | NEW_HBC_GAIN | 5 | HBC gain mode. | |
| | | | 0: 0.4. | |
| | TDACE OLICE EN | | 1: 0.04 | |
| | TRACE_PHASE_EN | 4 | | rfast phase offset reduce. |
| 64h | TRACE_PHASE_HTOTAL[11:8 | 3:0 7.0 | See description of '2 B | |
| (2FC8h) | REG2FC8 | | Default : 0x07 | Access : R/W |
| • | BIUCLK_DIV[7:0] | 7:0 | Calculate VDE ratio BIU | |
| 64h (2FC9h) | REG2FC9 | 7:0 | Default 0x00 | Access : R/W |
| No. | | 7:1 | | |
| | RPT_VRATIO_EN | 0 | Report VDE Vtotal ratio | |
| 65h (2FCAh) | REG2FCA | 7:0 | Default : 0x00 | Access : R/W |
| | PIP_OP2_0_REG[7:0] | 7:0 | | |
| 65h (2FCBh) | REG2FCB | 7:0 | Default : 0x00 | Access: R/W |
| | PIP_0P2_1_REG[7:0] | 7:0 | | |
| 66h | REG2FCC | 7:0 | Default : 0x00 | Access: R/W |
| (2FCCh) | PIP_OP2_2_REG[X 0] | 7:0 | | |
| 66h | REG2FCD | 7:0 | Default : 0x00 | Access : R/W |
| (2FCDh) | PIP_OP2_3_REG[7:0] | 7:0 | | |
| 67h | REG2FCE | 7:0 | Default : 0x00 | Access: R/W |
| (2FCEh) | PIP_OP2_4_REG[7:0] | 7:0 | | |
| 67h | REG2FCF | 7:0 | Default: 0x00 | Access: R/W |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|----------------------|-------------|------------------------------|------------------------|--|
| (2FCFh) | PIP_OP2_5_REG[7:0] | 7:0 | | | |
| 68h | REG2FD0 | 7:0 | Default : 0x00 | Access : RO | |
| (2FD0h) | VDE_PRD_VALUE[7:0] | 7:0 | Input VDE PRD value. | • | |
| 68h | REG2FD1 | 7:0 | Default : 0x00 | Access : RO | |
| (2FD1h) | VDE_PRD_VALUE[15:8] | 7:0 | See description of '2FD0h'. | X O | |
| 59h | REG2FD2 | 7:0 | Default: 0x00 | Access : RO | |
| (2FD2h) | VTT_PRD_VALUE[7:0] | 7:0 | Input Vtt PRD value. | | |
| 69h | REG2FD3 | 7:0 | Default: 0x00 | Access : RO | |
| (2FD3h) | VTT_PRD_VALUE[15:8] | Z :0 | See description of '2FD2h'. | ^ | |
| 6Ah | REG2FD4 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FD4h) | HIFRC_SROT | 7 | Enable HIFRC spatial rotati | on. | |
| | RAN[1:0] | 6:5 | Enable HIFRC RANdom noi | se latch for rotation. | |
| | F2_EN | 4 | Enable noise repeats 2 fran | nes. | |
| | NEW_DITH_M | 3 | New dither method select. | | |
| | - | 2 | Reserved. | | |
| | PSEUDO_EN_T | 1 | nable dither pattern rotat | on line by line. | |
| | PSEUDO_EN_S | 0 | Enable dither pattern rotat | on frame by frame. | |
| 6Ah | REG2FD5 | 7:0 | Default: 0x00 | Access : R/W | |
| (2FD5h) | - | 7 | Reserved. | | |
| | OSD_HDE_SEL | 6 | Select OSD_HDE with VFDI | E signal. | |
| M | | | 0: OSD_HDE = HFDE. | | |
| | | | 1. OSD_HDE = HFDE & VF | | |
| | PSE_RST_NUM[1:0] | 5:4 | rame period for dither pse | | |
| | H_RAN_EN | 3 | H direction using random r | | |
| | NEW_ACBD | 2 | Swap HIFRC probability see | | |
| X | OLD_HIFRC | 1 | Select old HIFRC dither me | | |
| | RAN_DIR_EN | 0 | Enable noise as rotate dire | | |
| 6Ch | REG2FD8 | 7:0 | Default : 0x00 | Access : R/W | |
| (2FD8h) | LUT_RAM_ADDRESS[7:0] | 7:0 | LUT table r/w address. | | |
| 6Dh | REG2FDA | 7:0 | Default : 0x00 | Access : R/W | |
| (2FDAh) | LUT_W_FLAG2 | 7 | LUT table blue write comm | | |
| | LUT_W_FLAG1 | 6 | LUT table green write com | | |
| | LUT_W_FLAG0 | 5 | LUT table red write command. | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------|-----|--------------------------|--------------|
| | - | 4:0 | Reserved. | |
| 6Dh | REG2FDB | 7:0 | Default : 0x00 | Access: R/W |
| (2FDBh) | LUT_R_FLAG2 | 7 | LUT table blue read cor | mmand. |
| | LUT_R_FLAG1 | 6 | LUT table green read | ommand. |
| | LUT_R_FLAG0 | 5 | LUT table red read com | mand. |
| | - | 4:0 | Reserved. | |
| ĒΗ | REG2FDC | 7:0 | Default: 0x00 | Access: R/W |
| (2FDCh) | WR_R[7:0] | 7:0 | Data write to R LUT SR | AM. |
| 6Eh | REG2FDD | 7:0 | Default: 0x00 | Access : R/W |
| (2FDDh) | - | 7:4 | Reserved. |)' |
| | WR_R[11:8] | 3:0 | See description of '2FD | CH. |
| 6Fh | REG2FDE | 7:0 | Default : 0x00 | Access R/W |
| (2FDEh) | WR_G[7:0] | 7:0 | Data write to G LUT SR | AM. |
| 6Fh | REG2FDF | 7:0 | Default 0x00 | Access: R/W |
| 2FDFh) _ | - C U | 7:4 | Reserved. | |
| | WR_G[11:8] | 3.0 | See description of '2 D | FY. |
| 70h | REG2FE0 | 7:0 | Default : 0x00 | Access : R/W |
| (2FE0h) | WR_B[7:0] | 7:0 | Data write to B LUT SR. | AM. |
| 70h | REG2 FE1 | 7:0 | Default: 0x00 | Access : R/W |
| (2FE1h) | - | 7:4 | Reserved. | |
| N | WR_B[118] | 3:0 | See description of '2FE(| Dh'. |
| 71h | REG2FE2 | 7:0 | Default : 0x00 | Access : RO |
| (2 F E2h) | RD_R[7:0] | 7:0 | Data read from R LUT S | SRAM. |
| 71h | REG2FE3 | 7:0 | Default: 0x00 | Access : RO |
| (2FE3h) | - | 7:4 | Reserved. | |
| | RD_R[11:8] | 3:0 | See description of '2FE2 | 2h'. |
| 72h | REG2FE4 | 7:0 | Default: 0x00 | Access : RO |
| (2FE4h) | RD_G[7:0] | 7:0 | Data read from G LUT S | SRAM. |
| 72h | REG2FE5 | 7:0 | Default: 0x00 | Access : RO |
| (2FE5h) | - | 7:4 | Reserved. | |
| | RD_G[11:8] | 3:0 | See description of '2FE4 | 4h'. |
| 73h | REG2FE6 | 7:0 | Default: 0x00 | Access : RO |
| (2FE6h) | RD_B[7:0] | 7:0 | Data read from B LUT S | SRAM. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------------|-----|-----------------------------|----------------------------|
| 73h | REG2FE7 | 7:0 | Default : 0x00 | Access : RO |
| (2FE7h) | - | 7:4 | Reserved. | |
| | RD_B[11:8] | 3:0 | See description of 2FE6h'. | |
| 74h | REG2FE8 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (2FE8h) | - | 7:4 | Reserved. | <u> XU</u> |
| | CLR_MLOAD_TOO_SLOW | 3 | Clear auto mload gamma to | o slow flag. |
| | MLOAD_TOO_SLOW | 2 | Auto mload gamma too slov | v flag. |
| | AUTO_MLOAD_SWITCH | 1 | Enable auto mload gamma | switch gamma table by fram |
| | AUTO_MLOAD_GAMMA | 0 | Enable auto mload gamma (| function. |
| 75h | REG2FEA | 7:0 | Default : 0x00 | Access : R/W |
| (2FEAh) | MLOAD_GAMMA_BASE0[70] | 7:0 | Gamma table base address | 0. |
| 75h | REG2FEB | 7:0 | Default : 0x00 | Access R/W |
| 2FEBh) | MLOAD_GAMMA_BASE)[15:8] | 7:0 | See description of '2FEAh'. | |
| 76h | REG2FEC | 7:0 | Default 0x00 | Access : R/W |
| | MLOAD_GAMMA_BASED[23:16] | 7:0 | See description of '2FEAh'. | |
| ⊢ | REG2FEE | 7:0 | Default : 0x00 | Access : R/W |
| (2FEEh) | MLOAD_GAMMA_BASE1[7:0] | 7:0 | Gamma table base address | 1. |
| 77h | REG2FEF | 7:0 | Default : 0x00 | Access : R/W |
| (2FEFh) | MLOAD_GAMMA_BASE1[15:8] | 7:0 | See description of '2FEEh'. | |
| 78h | REG2FF0 | 7:0 | Default: 0x00 | Access : R/W |
| 2FF0h) | MLOAD_GAMMA_BASE1[23:16] | 7:0 | See description of '2FEEh'. | |
| 79h | REG2FF2 | 7:0 | Default : 0x00 | Access : R/W |
| (2 F F2h) | MLOAD_CNT[7]0] | 7:0 | Load gamma table from DR | AM number. |
| 'Ah | REG2FF4 | 7:0 | Default : 0x00 | Access : R/W |
| 2FF4h) | R_MAX_BASE0[7:0] | 7:0 | Max value for R channel gar | nma table 0. |
| 7Ah | REG2FF5 | 7:0 | Default : 0x00 | Access : R/W |
| 2FF5h) | . X O | 7:4 | Reserved. | |
| | R_MAX_BASE0[11:8] | 3:0 | See description of '2FF4h'. | |
| 7Bh | REG2FF6 | 7:0 | Default : 0x00 | Access : R/W |
| 2FF6h) | R_MAX_BASE1[7:0] | 7:0 | Max value for R channel gar | nma table 1. |
| 'Bh | REG2FF7 | 7:0 | Default : 0x00 | Access : R/W |
| 2FF7h) | - | 7:4 | Reserved. | |
| | R_MAX_BASE1[11:8] | 3:0 | See description of '2FF6h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|--------------------------|-------------------|
| 7Ch | REG2FF8 | 7:0 | Default : 0x00 | Access : R/W |
| (2FF8h) | G_MAX_BASE0[7:0] | 7:0 | Max value for G channe | el gamma table 0. |
| 7Ch | REG2FF9 | 7:0 | Default : 0x00 | Access : R/W |
| (2FF9h) | - | 7:4 | Reserved. | |
| | G_MAX_BASE0[11:8] | 3:0 | See description of '2RF8 | Bh'. |
| 7Dh | REG2FFA | 7:0 | Default: 0x00 | Access : R/W |
| (2FFAh) | G_MAX_BASE1[7:0] | 7:0 | Max value for G channe | el gamma table 1 |
| 7Dh | REG2FFB | 7:0 | Default: 0x00 | Access : R/W |
| 2FFBh) | - | 7:4 | Reserved. | |
| | G_MAX_BASE1[11:8] | 3:0 | See description of '2FFA | Ah'. |
| 7Eh | REG2FFC | 7:0 | Default : 0x0 | Access : R/W |
| (2FFCh) | B_MAX_BASE0[7:0] | 7:0 | Max value for B charne | l gamma table 0. |
| 7Eh | REG2FFD | 7:0 | Default: 0x00 | Access: R/W |
| (2FFDh) | - | 7:4 | Reserved. | |
| | B_MAX_BASE0[11:8] | 3:0 | See description of '2FFC | Ch'. |
| 7Fh | REG2FFE | 7:0 | Default : 0x00 | Access : R/W |
| (2FFEh) | B_MAX_BASE1[7:0] | 7:0 | Max value for B channe | gamma table 1. |
| 7Fh | REG2FFF | 7:0 | Default: 0x00 | Access : R/W |
| (2FFFh) | | 7:4 | Reserved. | |
| | B_MAX_BASE1[11:8] | 3:0 | See description of '2FFE | Ēh'. |



SCMI Register (Bank = 2F, Sub-Bank = 12)

| SCMI Re | gister (Bank = 2F, Sub-Ba | nk = | 12) | |
|---------------------|---------------------------|------|---|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 03: Register of IP1 Sub Win 04: Register of IP2 Sub Win 05: Register of OPM. 06: Register of DNR. 06: Register of DNR. 07: Register of SNR 08: Register of SNR 09: Register of SNR 09: Register of SNR 10: Register of SCMI. 11: Register of SCMI. 12: Register of PEAKING. 13: Register of DLC. 20: Register of DLC. 21: Register of ELA. 22: Register of HVSP. 24: Register of HVSP. 24: Register of XVYCC. 26: Register of DMS. | ndow. ndow. dow. |
| | | | 27: Register of ACE2. | T |
| 01 | REG2F02 | 7.0 | Default : 0x00 | Access : R/W |
| (2 F02h) | FBL ONLY | 7 | F2 frame buffer less mode e | enable. |
| | | 6 | Reserved. | |
| X | RGB_YUV444_10BI7_F2 | 5 | F2 RGB/YUV 444 10-bits for | mat. |
| | RGB_YUV444_8BIT_F2 | 4 | F2 RGB/YUV 444 8-bits forn | nat. |
| | MEM_MODE6_TO_7_F2 | 3 | F2 memory data config fron | n mode 6 change to mode 7. |
| | MEM_MODE5_TO_7_F2 | 2 | F2 memory data config fron | n mode 5 change to mode 7. |
| | MEM_MODE5_TO_6_F2 | 1 | F2 memory data config fron | n mode 5 change to mode 6. |
| | MEM_MODE5_TO_4_F2 | 0 | F2 memory data config fron | mode 5 change to mode 4. |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |
| (2F03h) | - | 7 | Reserved. | |

Copyright © 2008 MStar Semiconductor, Inc. $\,$ All rights reserved.



| Index (Absolute) | Mnemonic | Bit | Description | | |
|------------------|------------------------|-----|---|--|--|
| | MOTION_TH1_F2[2:0] | 6:4 | F2 Motion Threshold for normal case. | | |
| | STILL_MODE_F2 | 3 | F2 image freeze enable. | | |
| | DE_INTL_MD_F2[2:0] | 2:0 | F2 IP memory data format. | | |
| 02h | REG2F04 | 7:0 | Default: 0x00 Access: R/W | | |
| (2F04h) | OPM_MEM_CONFIG_F2[3:0] | 7:4 | F2 OP memory data format. | | |
| | IPM_MEM_CONFIG_F2[3:0] | 3:0 | F2 IP memory data format. | | |
| 02h | REG2F05 | 7:0 | Default: 0x00 Access: R/W | | |
| (2F05h) | CAPTURE_START_F2 | 7 | F2 image capture start. | | |
| | IPM_READ_OFF_F2 | 6 | FZ force IP read request disable. | | |
| | MADI_FORCE_OFF_F2 | | F2 force madi off. | | |
| | MADI_FORCE_ON_F2 | 4 | F2 force madi on. | | |
| | FBL_25D | 3 | F2 frame buffer less de-interlace mode. | | |
| | YC_SEPARATE_F2 | 2 | F2 YC separate in FB. | | |
| | OPM_CONFIG_DEFINE_F2 | 1 | F2 OP enable define memory data format. | | |
| | IPM_CONFIG_DEFINE_F2 | Ø | F2 IP enable define memory data format. | | |
| 03h | REG2F06 | 7:0 | Default: 0x00 Access: R/W | | |
| (2F06h) | IPM_REQ_RST_F2 | | F2 reset IP to MIU request signal. | | |
| | DUMMY03_6_6 | 6 | DUMMY03_6_6 | | |
| | OPM_LINEAR_EN_F2 | 5 | F2 OP linear address enable. | | |
| | IPM_LINEAR_EN_F2 | 4 | F2 IP linear address enable. | | |
| M | OPM_4READ_EN_F2 | 3 | F2 OP read 4 fields enable. | | |
| | OPM_3READ_EN_F2 | 2 | OP read 3 fields enable. | | |
| | OPM_2READ_EN_F2 | 70 | F2 OP read 2 fields enable. | | |
| | OPM_1READ_EN_F2 | 0 | F2 OP read 1 field enable. | | |
| 03h | REG2F07 | 7:0 | Default: 0x08 Access: R/W | | |
| (2F07h) | FRC_AUTO | 7 | Insert/Lock Vsync signal FRC auto select. | | |
| | LOCK_F1 | 6 | Insert/Lock Vsync signal lock with F1. | | |
| | IPM_V_MIRROR_F2 | 5 | F2 IP Vertical mirror enable. | | |
| | IPM_H_MIRROR_F2 | 4 | F2 IP Horizontal mirror enable. | | |
| | FILM_HIGH_PRI_F2 | 3 | F2 OP dot line select high priority when film mode active | | |
| | FILM_NOC_INVERT_F2 | 2 | F2 OP film dot line data select. | | |
| | DOT_LN_PON_SEL_F2 | 1 | F2 OP MADi dot line data select. | | |
| | YC_SWAP_EN_F2 | 0 | F2 OP Y/C data swap enable. | | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|--|-------------------|--------------------------------|---------------------------------------|
| 04h | REG2F08 | 7:0 | Default : 0x00 | Access : R/W |
| (2F08h) | 3FRAME_MODE_F2 | 7 | F2 3 frames buffer for pro | gressive mode. |
| | - | 6:4 | Reserved. | |
| | DUMMY04_2_3[1:0] | 3:2 | Dummy register. | • |
| | BOB_YMR_10_EN_F2 | 1 | F2 10-bits Bob mode with | Y motion. |
| | BOB_YMR_8_EN_F2 | 0 | F2 8-bits Bob mode with Y | / motion. |
|)4h | REG2F09 | 7:0 | Default : 0x00 | Access: R/W |
| (2F09h) | IPM_WBE_MASK_F2 | 7 | F2 mask write byte enable | e (for test). |
| | DUMMY04_14_14 | 6 | Dummy register. | |
| | IPM_444_READ_EN_F2 | | F2 IP 444 format read from | m memory enable. |
| | IP_2FRAME_BYPASS_F2 | 4 | F2 IP bypass (wo frames o | data to OPM. |
| | IP_BYPASS_ALL_F2 | 3 | F2 IP bypass to OPM, OPN | I read request off. |
| | IP_BYPASS_INTERLACE_F2 | 2 | F2 IP bypass to OPM, OPN | Interlace read from MIU/IP. |
| | IPM_Y_ONLY_W_F2 | 1 | F2 IP write Y only. | |
| | IPM_Y_ONLY_R_F2 | Ø | 0 F2 IP read Y only. | |
|)5h | REG2F0A | 7:0 | Default : 0x00 | Access : R/W |
| (2F0Ah) | DUMMY05_4_15[3:0] | 11 | DUMMY05_4_15 | |
| | FRC_WITH_LCNT_F2 | 3 | | endence with IP write line |
| | THE CTATE OF TOPS OF | - | count | |
| | W_LCNT_STATUS_SEL_[2[2:0] | 2:0 | F2 IP write line count stat | |
| 05h (2F0Bh) | REG2F0B | 7:0 | Default : 0x00 | Access : R/W |
| | DUMMY05 4 15[11:4] | | See description of '2F0Ah' | |
| 2F0Ch) | REG2F0C | 7.0 | Default : 0x00 | Access : R/W |
| 06h 🎤 | DUMMY06_0_15[7:0] REG2F0D | 7:0 7:0 | Dummy register. Default: 0x00 | Access : R/W |
| 2F0Dh | DUMMY06_0_15[15.8] | 7:0 | See description of '2F0Ch' | |
|)7h | REG2F0E | 7:0 | Default : 0x88 | Access : R/W |
| 2F0Eh) | W_VP_CNT_CLR_F2 | 7.0 | F2 IP write mask field cou | · · · · · · · · · · · · · · · · · · · |
| · | W_WASK_MODE_F2[2:0] | 6:4 | F2 IP write mask field cou | |
| | W_MAST_MODE_F2[2:0] IPM_STATUS_CLR_F2 | 3 | F2 IP write mask number | by Helu. |
| | · | 2 | F2 IP status clear enable. | anahla |
| | IPM_RREQ_FORCE_F2 IPM_RREQ_OFF_F2 | 1 | F2 IP read request force e | |
| | IPM_RREQ_OFF_F2 IPM_WREQ_OFF_F2 | 0 | F2 IP read request disable | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|--------------------------|-----|--------------------------|----------------------|
| 07h | REG2F0F | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Fh) | RW_BANK_MAP_F2[1:0] | 7:6 | F2 read/write bank map | pping mode. |
| | 4FRAME_MODE_F2 | 5 | F2 4 frames buffer for p | orogressive mode. |
| | BK_FIELD_INV_F2 | 4 | F2 read/write bank inve | erse. |
| | OPM_RBANK_FORCE_F2 | 3 | F2 OP force read bank | enable. |
| | OPM_RBANK_SEL_F2[2:0] | 2:0 | F2 OP force read bank s | select. |
| Bh | REG2F10 | 7:0 | Default: 0x00 | Access : R/W |
| F10h) | IPM_BASE_ADDR0_F2[7:0] | 7:0 | F2 IP frame buffer base | e address 0. |
| 8h | REG2F11 | 7:0 | Default : 0x00 | Access : R/W |
| F11h) | IPM_BASE_ADDR0_F2[15:8] | 7:0 | See description of 2F10 | Oh • |
| 9h | REG2F12 | 7:0 | Default: 0x00 | Access : R/W |
| 2F12h) | IPM_BASE_ADDR0_F2[23:16] | 7:0 | See description of '2F10 | Dh'. |
| Ah | REG2F14 | 7:0 | Default : 0x00 | Access: R/W |
| F14h) | IPM_BASE_ADDR1_F2[7:0] | 7:0 | F2 IP frame buffer base | e address 1. |
| A h | REG2F15 | 7:0 | Default: 0x00 | Access : R/W |
| (F15h) | IPM_BASE_ADDR1_F2[15:8] | 7.0 | See description of '2F1 | in' |
| 3h | REG2F16 | -70 | Default : 0x00 | Access : R/W |
| F16h) | IPM_BASE_ADDR1_F2[23:16] | 7.0 | See description of '2F14 | 1 h'. |
| Ch 🔨 | REG2F18 | 7:0 | Default : 0x00 | Access: R/W |
| (F18h) | IPM_BASE_ADDR2_F2[7:0] | 7:0 | F2 IP frame buffer base | e address 2. |
| h | REG2F19 | 7:0 | Default : 0x00 | Access: R/W |
| F19h) | IPM_BASE_ADDR2_F2[15:8] | 7:0 | See description of '2F18 | 3h'. |
| h | REG2F1A | 7:0 | Default : 0x00 | Access: R/W |
| F1Ah) | IPM_BASE_ADDR2_F2[23:16] | 7:0 | See description of '2F18 | 3h'. |
| Eh 📞 | REG2F1C | 7:0 | Default : 0x00 | Access: R/W |
| F1Ch) | IPM_OFFSET_F2[7 0] | 7:0 | F2 IP frame buffer line | offset (pixel unit). |
| Eh . | REG2F1D | 7:0 | Default : 0x00 | Access: R/W |
| F1Dh) | - | 7:4 | Reserved. | |
| | IPM_OFFSET_F2[11:8] | 3:0 | See description of '2F10 | Ch'. |
| h | REG2F1E | 7:0 | Default : 0x00 | Access: R/W |
| 2F1Eh) | IPM_FETCH_NUM_F2[7:0] | 7:0 | F2 IP fetch pixel number | er of one line. |
| Fh | REG2F1F | 7:0 | Default : 0x00 | Access : R/W |
| 2F1Fh) | - | 7:4 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|-----|-------------------------------|-------------------|
| | IPM_FETCH_NUM_F2[11:8] | 3:0 | See description of '2F1Eh'. | |
| L0h | REG2F20 | 7:0 | Default : 0x00 | Access : R/W |
| (2F20h) | OPM_BASE_ADDR0_F2[7:0] | 7:0 | F2 OP frame buffer base ad | dress 0. |
| L O h | REG2F21 | 7:0 | Default : 0x00 | Access : R/W |
| 2F21h) | OPM_BASE_ADDR0_F2[15:8] | 7:0 | See description of '2F20h'. | XU |
| .1h | REG2F22 | 7:0 | Default 0x00 | Access : R/W |
| 2F22h) | OPM_BASE_ADDR0_F2[23:16] | 7:0 | See description of '2F20h'. | |
| .2h | REG2F24 | 7:0 | Default: 0x00 | Access : R/W |
| 2F24h) | OPM_BASE_ADDR1_F2[7:0] | 7:0 | FZ OP frame buffer base ad | dress 1. |
| 2h | REG2F25 | 7:0 | Default : 0x00 | Access : R/W |
| 2F25h) | OPM_BASE_ADDR1_F2[1578] | 7:0 | See description of '2F24h'. | |
| .3h | REG2F26 | 7:0 | Default : 0x0 | Access: R/W |
| 2F26h) | OPM_BASE_ADDR1_F2[23:16] | 7:0 | See description of '2F24h'. | |
| .4h | REG2F28 | 7:0 | Default : 0x00 | Access : R/W |
| 2F28h) | OPM_BASE_ADDR2_F2[7:0] | 7:0 | F2 OP frame buffer base ad | dress 2. |
| .4h | REG2F29 | 7:0 | Default : 0x00 | Access : R/W |
| 2F29h) | OPM_BASE_ADDR2_F2[15:8] | 7.0 | See description of '2F28h'. | |
| .5h | REG2F2A | 7.0 | Default : 0x00 | Access : R/W |
| 2F2Ah) | OPM_BASE_ADDR2_F2[23:16] | 7:0 | See description of '2F28h'. | |
| .6h | REG2F2C | 7:0 | Default: 0x00 | Access : R/W |
| 2F2Ch) | OPM_OFFSET_F2[7:0] | 7:0 | F2 OP frame buffer line offs | set (pixel unit). |
| 6h | REG2F2D | 7:0 | Default : 0x00 | Access : R/W |
| 2 F 2Dh) | - | 7:4 | Reserved. | • |
| | OPM_OFFSET_F2[11:8] | 3:0 | See description of '2F2Ch'. | |
| 7h 🜓 | REG2F2E | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Eh) | OPM_FETCH_NUM_F2[7:0] | 7:0 | F2 OP fetch pixel number of | - |
| 7h | REG2F2F | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Fh) | - | 7:4 | Reserved. | , |
| | OPM_FETCH_NUM_F2[11:8] | 3:0 | See description of '2F2Eh'. | |
| 8h | REG2F30 | 7:0 | Default : 0x00 | Access : R/W |
| 2F30h) | IPM_VCNT_LIMIT_NUM_F2[7:0] | 7:0 | F2 IP line count limit number | |
| 8h | REG2F31 | 7:0 | Default : 0x00 | Access : R/W |
| 2F31h) | | 7:5 | Reserved. | |



| Index | Mnemonic | Bit | Description | |
|----------------|-----------------------------|-----|-------------------------------|------------------------|
| (Absolute) | | | | |
| | IPM_VCNT_LIMIT_EN_F2 | 4 | F2 IP line count limit enable | D |
| | IPM_VCNT_LIMIT_NUM_F2[11:8] | 3:0 | See description of '2F30h'. | 1 |
| 1Ah | REG2F34 | 7:0 | Default : 0x00 | Access : R/W |
| (2F34h) | IPM_W_LIMIT_ADR_F2[7:0] | 7:0 | F2 IP write limit address. | • |
| LAh | REG2F35 | 7:0 | Default 0x00 | Access R/W |
| (2F35h) | IPM_W_LIMIT_ADR_F2[15:8] | 7:0 | See description of '2F34h'. | |
| LBh | REG2F36 | 7:0 | Default: 0x00 | Access: R/W |
| (2F36h) | IPM_W_LIMIT_ADR_F2[23:16] | 7:0 | See description of '2F34h'. | |
| 1Bh | REG2F37 | 7:0 | Default : 0x00 | Access : R/W |
| (2F37h) | - | 7:2 | Reserved. | |
| | IPM_W_LIMIT_EN_F2 | 1 | F2 IP write limit enable. | |
| | IPM_W_LIMIT_MIN_F2 | 0 | F2 IP write limit flag 0: Max | imum 1 Minimum. |
| LCh | REG2F38 | 7:0 | Default: 0x00 | Access: R/W |
| (2F38h) | SW_HMIR_OFFSET_F2[7:0] | 7:0 | F2 IP H mirror line offset. | |
| lCh (2F39h) | REG2F39 | 7:0 | Default: 0x00 | Access : R/W |
| | | 7.5 | Reserved. | |
| | SW_HMIR_OFFSET_EN_F2 | A | F2 IP H mirror line offset so | ftware setting enable. |
| | SW_HMIR_OFFSET_F2[11:8] | 3.0 | See description of '2F38h'. | |
| 1Dh | REG2F3A | 7:0 | Default: 0x00 | Access : R/W |
| (2F3Ah) | DUMMY1D_0_15[7:0] | 7:0 | Dummy register. | |
| LDh | REG2F38 | 7:0 | Default : 0x00 | Access : R/W |
| (2F3Bh) | DUMMY1D 0_15[15:8] | 7: | See description of '2F3Ah'. | |
| LEN | REG2F3C | 7:0 | Default : 0x00 | Access : R/W |
| 2F3Ch) | DUMMY1E_0_15[7:0] | 7:0 | Dummy register. | |
| LEh | REG2F3D | 7:0 | Default : 0x00 | Access : R/W |
| (2F3Dh) | DUMMY1E_0_15[15:8] | 7:0 | See description of '2F3Ch'. | |
| lFh | REG2F3E | 7:0 | Default : 0x00 | Access : R/W |
| 2F3Eh) | DUMMY1F_0_15[7:0] | 7:0 | DUMMY1F_0_15 | |
| LFh | REG2F3F | 7:0 | Default : 0x00 | Access : R/W |
| (2F3Fh) | DUMMY1F_0_15[15:8] | 7:0 | See description of '2F3Eh'. | • |
| 20h | REG2F40 | 7:0 | Default : 0x10 | Access : R/W |
| (2F40h) | IPM_RREQ_THRD_F2[7:0] | 7:0 | F2 IP FIFO threshold for rea | - |
| 20h | REG2F41 | 7:0 | Default : 0x10 | Access : R/W |



| SCMI Reg | gister (Bank = 2F, Sub-Ba | nk = | 12) | | |
|---------------------|---------------------------|------|--------------------------------|--------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (2F41h) | IPM_RREQ_HPRI_F2[7:0] | 7:0 | F2 IP high priority threshold | for read request. | |
| 21h | REG2F42 | 7:0 | Default : 0x10 | Access : R/W | |
| (2F42h) | IPM_WREQ_THRD_F2[7:0] | 7:0 | F2 IP FIFO threshold for wri | te request. | |
| 21h | REG2F43 | 7:0 | Default : 0x10 | Access : R/W | |
| (2F43h) | IPM_WREQ_HPRI_F2[7:0] | 7:0 | F2 IP high priority threshold | for write request. | |
| 22h | REG2F44 | 7:0 | Default 0x10 | Access : R/W | |
| (2F44h) | IPM_RREQ_MAX_F2[7:0] | 7:0 | F2 IP read request max num | nber. | |
| 22h | REG2F45 | 7:0 | Default: 0x10 | Access : R/W | |
| (2F45h) | IPM_WREQ_MAX_F2[7:0] | 7:0 | F2 IP write request max nur | mben | |
| 23h | REG2F46 | 7:0 | Default : 0x10 | Access : R/W | |
| (2F46h) | OPM_RREQ_THRD[7:0] | 7:0 | OP FIFO threshold for read | request. | |
| 23h | REG2F47 | 7:0 | Default : 0x10 | Access: R/W | |
| (2F47h) | OPM_RREQ_HPRI[7:0] | 7:0 | OP high priority threshold for | or read request. | |
| 24h | REG2F48 | 7:0 | Default : 0x20 | Access: R/W | |
| (2F48h) | OPM_RREQ_MAX[7:0] | 7:0 | OP read request max number. | | |
| 24h | REG2F49 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F49h) | OPM_LBUF_LEN_EN | 77 | OP define line buffer length | enable. | |
| | OPM_LBUF_LENGTH[6:0] | 6.0 | OP line buffer length for me | mory data read. | |
| 25h | REG2F4A | 7:0 | Default : 0x28 | Access : R/W | |
| (2F4Ah) | IPM_RFIFO_DEPTH_F2[X:0] | 7:0 | F2 IP line buffer length for r | memory data read. | |
| 25h | REG2F4B | 7:0 | Default : 0x28 | Access : R/W | |
| (2F4Bh) | IPM_WFIFO DERTH_F2[7:0] | 7:0 | IP line buffer length for r | nemory data write. | |
| 2 6 h | REG2F4C | | Default : 0x00 | Access : R/W | |
| (2F4Ch) | OPM_FLOW_CTRL_CNT[7:0] | 7:0 | OP request flow control cou | nt. | |
| 26h | REG2F4D | 7:0 | Default : 0x00 | Access : R/W | |
| (2F4Dh) | DUMMY26_13_15[2:0] | 7:5 | DUMMY26_13_15 | | |
| | . XV | 4:0 | Reserved. | | |
| 27h | REG2F4E | 7:0 | Default : 0x00 | Access : R/W | |
| (2F4Eh) | DUMMY27_0_15[7:0] | 7:0 | Dummy register. | - | |
| 27h | REG2F4F | 7:0 | Default : 0x00 | Access : R/W | |
| (2F4Fh) | DUMMY27_0_15[15:8] | 7:0 | See description of '2F4Eh'. | - | |
| 28h | REG2F50 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F50h) | DUMMY28_0_15[7:0] | 7:0 | DUMMY28_0_15 | , | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------------|-----|-----------------------------|--------------|
| 28h | REG2F51 | 7:0 | Default : 0x00 | Access : R/W |
| 2F51h) | DUMMY28_0_15[15:8] | 7:0 | See description of '2F50h'. | |
| 84h | REG2F68 | 7:0 | Default : 0x00 | Access : R/W |
| 2F68h) | DUMMY34_7_7 | 7 | DUMMY34_7_7 | |
| | OPM_MIU_RRDY_BYPASS | 6 | F2 OPM bypass MIU enable | e, for test. |
| | IPM_MIU_RRDY_BYPASS | 5 | F2 IPM bypass MIU enable, | for test. |
| | IPM_CHK_SUM_EN | 4 | F2 check sum test enable. | |
| | IPM_CHK_SUM_VCNT[3:0] | 3:0 | F2 check sum v count. | |
| 35h | REG2F6A | 7:0 | Default : 0x00 | Access : RO |
| 2F6Ah) | STATUS_READ_35_F2[7:0] | 7:0 | F2 status read out for debu | ıg. |
| 35h | REG2F6B | 7:0 | Default : 0x00 | Access : RO |
| (2F6Bh) | STATUS_READ_35_F2[15:8] | 7:0 | See description of '2F6Ah'. | |
| 36h | REG2F6C | 7:0 | Default: 0x00 | Access: RO |
| 2F6Ch) | STATUS_READ_36_F2[7:0] | 7:0 | F2 status read out for debu | lg. |
| - | REG2F6D | 7:0 | Default: 0x00 | Access : RO |
| 2F6Dh) | STATUS READ_36_F2[15:8] | 7.0 | See description of '2F6Ch' | |
| 88h | REG2F70 | 7.0 | Default: 0x00 | Access : RO |
| 2F70h) | STATUS_READ_38_F2[7:0] | 7.0 | F2 status read out for debu | ıg. |
| 88h | REG2F71 | 7:0 | Default: 0x00 | Access : RO |
| (2F71h) | STATUS_READ_38_F2[15:8] | 7:0 | See description of '2F70h'. | |
| 9h | REG2F72 | 7:0 | Default : 0x00 | Access : RO |
| 2F72h) | STATUS_READ_39_F2[7:0] | 7:0 | status read out for debu | ıg. |
| 39h | REG2F73 | 7:0 | Default : 0x00 | Access : RO |
| 2F73h) | STATUS_READ_39_F2[15:8] | 7:0 | See description of '2F72h'. | |
| BAh 📞 | REG2F74 | 7:0 | Default : 0x00 | Access : RO |
| 2F74h) | STATUS_READ_3A_F2[7:0] | 7:0 | F2 status read out for debu | ıg. |
| BAh | REG2F75 | 7:0 | Default : 0x00 | Access : RO |
| 2F75h) | STATUS_R_AD_3A_F2[15:8] | 7:0 | See description of '2F74h'. | _ |
| BBh | REG2F76 | 7:0 | Default : 0x00 | Access : RO |
| 2F76h) | STATUS_READ_3B_F2[7:0] | 7:0 | F2 status read out for debu | ıg. |
| Bh | REG2F77 | 7:0 | Default : 0x00 | Access : RO |
| (2F77h) | STATUS_READ_3B_F2[15:8] | 7:0 | See description of '2F76h'. | |
| 3Ch | REG2F78 | 7:0 | Default : 0x00 | Access : RO |



| SCMI Re | gister (Bank = 2F, Sub-Ba | nk = : | 12) | |
|---------------------|---------------------------|--------|-------------------------------|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F78h) | STATUS_READ_3C_F2[7:0] | 7:0 | F2 status read out for debug. | |
| 3Ch | REG2F79 | 7:0 | Default : 0x00 | Access : RO |
| (2F79h) | STATUS_READ_3C_F2[15:8] | 7:0 | See description of '2F78h'. | |
| 3Dh | REG2F7A | 7:0 | Default : 0x00 | Access : RO |
| (2F7Ah) | STATUS_READ_3D_F2[7:0] | 7:0 | F2 status read out for debug | g. X |
| 3Dh | REG2F7B | 7:0 | Default 0x00 | Access : RO |
| (2F7Bh) | STATUS_READ_3D_F2[15:8] | 7:0 | See description of '2F7Ah'. | |
| 3Eh | REG2F7C | 7:0 | Default: 0x00 | Access : RO |
| (2F7Ch) | STATUS_READ_3E_F2[7:0] | 7:0 | F2 status read out for debug | g. • |
| 3Eh | REG2F7D | 7.0 | Default : 0x00 | Access : RO |
| (2F7Dh) | STATUS_READ_3E_F2[158] | 7:0 | See description of '2F7Ch'. | |
| 40h | REG2F80 | 7:0 | Default : 0x0 | Access: R/W |
| (2F80h) | DUMMY40_1_15[6:0] | 7:1 | Dummy register. | |
| | VSYN_LATCH_EN | 0 | Register laten with output V | sync enable. |
| 40h | REG2F81 | 7:0 | Default : 0x00 | Access : R/W |
| (2F81h) | DUMMY40_1_15[14:7] | 7.0 | See description of 'ZF80h' | |
| 41h | REG2F82 | 7.0 | Default : 0x00 | Access : R/W |
| (2F82h) | DUMMY41_7_6[1:0] | 7.6 | Dummy register. | |
| | RGB_YUV444_10BIT_F1 | 5 | F1 RGB/YUV 444 10-bits for | mat. |
| _ // | RGB_YUV444_8BIT_F1 | 4 | F1 RGB/YUV 444 8-bits form | nat. |
| | MEM_MODE6_TO_7_F1 | 3 | F1 memory data config from | n mode 6 change to mode 7. |
| | MEM_MODE5_10_X_F1 | 2 | memory data config from | n mode 5 change to mode 7. |
| | MEM_MODE5_10_6_F1 | 1 | F1 memory data config from | n mode 5 change to mode 6. |
| | MEM_MODE5_TO_4_F1 | 0 | F1 memory data config from | n mode 5 change to mode 4. |
| 41h | REG2F83 | 7:0 | Default : 0x00 | Access : R/W |
| (2F83h) | | 7 | Reserved. | |
| | MOTION_TH1_F1[2:0] | 6:4 | F1 Motion Threshold for nor | mal case. |
| | STILL_MODE_F | 3 | F1 image freeze enable. | |
| | DE_INTL_MD_F1[2:0] | 2:0 | F1 IP memory data format. | |
| 42h | REG2F84 | 7:0 | Default : 0x00 | Access : R/W |
| (2F84h) | OPM_MEM_CONFIG_F1[3:0] | 7:4 | F1 OP memory data format. | - |
| | IPM_MEM_CONFIG_F1[3:0] | 3:0 | F1 IP memory data format. | |
| 42h | REG2F85 | 7:0 | Default : 0x00 | Access : R/W |



| SCMI Re | gister (Bank = 2F, Sub-E | Bank = | 12) | |
|---------------------|--------------------------|--------|-------------------------------|-------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F85h) | CAPTURE_START_F1 | 7 | F1 image capture start. | |
| | IPM_READ_OFF_F1 | 6 | F1 force IP read request disa | able. |
| | MADI_FORCE_OFF_F1 | 5 | F1 force madi off | • |
| | MADI_FORCE_ON_F1 | 4 | F1 force madi on. | A • |
| | - | 3 | Reserved | XU |
| | YC_SEPARATE_F1 | 2 | F1 YC separate in FB. | |
| | OPM_CONFIG_DEFINE_F1 | 1 | F1 OP enable define memor | y data format. |
| | IPM_CONFIG_DEFINE_F1 | 0 | F1 IP enable define memory | data format. |
| 43h | REG2F86 | 7:0 | Default : 0x00 | Access : R/W |
| (2F86h) | IPM_REQ_RST_F1 | | F1 reset IP to MIU request s | signal. |
| | DUMMY43_6_6 | 6 | Dummy register. | |
| | OPM_LINEAR_EN_F1 | 5 | F1 OP linear address enable | |
| | IPM_LINEAR_EN_F1 | 4 | F1 IP linear address enable | |
| | OPM_4READ_EN_F1 | 3 | F1 OP read 4 fields enable. | |
| | OPM_3READ_EN_F1 | Z | F1 OP read 3 fields enable. | |
| | OPM_2READ_EN_F1 | 1 | F1 OP read 2 fields enable | |
| | OPM_1READ_FN_F1 | 0 | F1 OP read 1 field enable. | |
| 43h | REG2F87 | 7.0 | Default : 0x08 | Access : R/W |
| (2F87h) | - /2/ | 7:6 | Reserved. | |
| | IPM_V_MIRROR_F1 | 5 | F1 IP Vertical mirror enable. | |
| | IPM_H_MIRROR_F1 | 4 | F1 IP Horizontal mirror enab | ole. |
| | FILM_HIGH_PRI_FI | 3 | OP dot line select high pri | iority when film mode active. |
| | FILM_NOC_INVERT_F1 | 2 | F1 OP film dot line data sele | ect. |
| | DOT LN_PON_SEL_F1 | 1 | F1 OP MADi dot line data se | lect. |
| | YC_SWAP_EN_F1 | 0 | F1 OP Y/C data swap enable | 2. |
| 44h | REG2F88 | 7:0 | Default : 0x00 | Access : R/W |
| (2F88h) | 3FRAME_MODE_F1 | 7 | F1 3 frames buffer for progr | essive mode. |
| | | 6:4 | Reserved. | |
| | DUMMY44_2_3[1:0] | 3:2 | Dummy register. | |
| | BOB_YMR_10_EN_F1 | 1 | F1 10-bits Bob mode with Y | motion. |
| | BOB_YMR_8_EN_F1 | 0 | F1 8-bits Bob mode with Y n | |
| 44h | REG2F89 | 7:0 | Default : 0x00 | Access : R/W |
| (2F89h) | IPM_WBE_MASK_F1 | 7 | F1 mask write byte enable (| - |



| | [| | | |
|---------------------|---------------------------|-----|-------------------------------|---------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| | DUMMY44_14_14 | 6 | DUMMY44_14_14 | |
| | IPM_444_READ_EN_F1 | 5 | F1 IP 444 format read from | memory enable. |
| | - | 4:2 | Reserved. | |
| | IPM_Y_ONLY_W_F1 | 1 | F1 IP write Y only. | • |
| | IPM_Y_ONLY_R_F1 | 0 | F1 IP read Y only | XU |
| 15h | REG2F8A | 7:0 | Default 0x00 | Access : R/W |
| (2F8Ah) | DUMMY45_4_15[3:0] | 7:4 | Dummy registers. | |
| | FRC_WITH_LCNT_F1 | 3 | F1 frame rate convert deper | ndence with IP write line |
| | W_LCNT_STATUS_SEL_F1[2:0] | 2:0 | F1 IP write line count status | select. |
| 45h | REG2F8B | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Bh) | DUMMY45_4_15[11:4] | 7:0 | See description of '2F8Ah'. | |
| 16h | REG2F8C | 7:0 | Default: 0x00 | Access : R/W |
| (2F8Ch) | DUMMY46_0_15[7:0] | 7:0 | Dummy register. | |
| 16h | REG2F8D | 7:0 | Default : 0x00 | Access : R/W |
| (2F8Dh) | DUMMY46_0_15[15:8] | 7:0 | See description of '2F8Ch' | |
| 47h | REG2F8E | 7.0 | Default : 0x88 | Access : R/W |
| (2F8Eh) | W_VP_CNT_CLR_F1 | | F1 IP write mask field count | clear. |
| | W_MASK_MODE_F1[2:0] | 6:4 | F1 IP write mask number by | / field. |
| | IPM_STATUS_CLR_F1 | 3 | F1 IP status clear enable. | |
| | IPM_RREO_FORCE_F1 | 2 | F1 IP read request force ena | able. |
| | IPM_RREO_OFF_F1 | | 1 IP read request disable. | |
| | IPM_WREQ_ØFF_F1 | 0 | F1 IP write request disable. | |
| 17h | REG2F8F | 7:0 | Default : 0x00 | Access: R/W |
| (2F8Fh) | RW_BANK_MAP_F1[1:0] | 7:6 | F1 read/write bank mapping | g mode. |
| X | 4FRAME_MODE_F1 | 5 | F1 4 frames buffer for progr | ressive mode. |
| | BK_FIELD_INV_F1 | 4 | F1 read/write bank inverse. | |
| | OPM_RBANK_FORCE_F1 | 3 | F1 OP force read bank enab | le. |
| | OPM_RBANK_SEL_F1[2:0] | 2:0 | F1 OP force read bank selec | t. |
| 48h | REG2F90 | 7:0 | Default : 0x00 | Access : R/W |
| (2F90h) | IPM_BASE_ADDR0_F1[7:0] | 7:0 | F1 IP frame buffer base add | lress 0. |
| 48h | REG2F91 | 7:0 | Default : 0x00 | Access : R/W |
| (2F91h) | IPM_BASE_ADDR0_F1[15:8] | 7:0 | See description of '2F90h'. | |



| Index | Mnemonic | Bit | Description | |
|-----------------|--------------------------|-----|------------------------------|------------------|
| (Absolute) | | | Description | |
| 49h | REG2F92 | 7:0 | Default : 0x00 | Access : R/W |
| 2F92h) | IPM_BASE_ADDR0_F1[23:16] | 7:0 | See description of '2F90h'. | |
| 4Ah | REG2F94 | 7:0 | Default : 0x00 | Access : R/W |
| (2F94h) | IPM_BASE_ADDR1_F1[7:0] | 7:0 | F1 IP frame buffer base ac | ldress 1. |
| 4Ah | REG2F95 | 7:0 | Default 0x00 | Access : R/W |
| (2F95h) | IPM_BASE_ADDR1_F1[15:8] | 7:0 | See description of '2F94h'. | |
| lBh | REG2F96 | 7:0 | Default: 0x00 | Access : R/W |
| 2F96h) | IPM_BASE_ADDR1_F1[23:16] | 7:0 | See description of '2F94h'. | |
| I Ch | REG2F98 | 7:0 | Default : 0x00 | Access : R/W |
| 2F98h) | IPM_BASE_ADDR2_F1[7:0] | 7:0 | F1 IP frame buffer base ac | Idress 2. |
| I Ch | REG2F99 | 7:0 | Default : 0x00 | Access : R/W |
| 2F99h) | IPM_BASE_ADDR2_F1[15:8] | 7:0 | See description of '2F98h'. | |
| lDh | REG2F9A | 7:0 | Default : 0x00 | Access : R/W |
| 2F9Ah) | IPM_BASE_ADDR2_F1[23:16] | 7:0 | See description of '2F98h'. | |
| ŀEh | REG2F9C | 7:0 | Default: 0x00 | Access : R/W |
| 2F9Ch) | IPM_OFFSET_F1[7:0] | 7.0 | F1 IP frame buffer ine offer | et (pixel unit). |
| lEh | REG2F9D | 7:0 | Default: 0x00 | Access : R/W |
| 2F9Dh) | | 7.4 | Reserved. | |
| | IPM_OFFSET_F1[41;8] | 3:0 | See description of '2F9Ch'. | |
| l F h | REG2F9E | 7:0 | Default: 0x00 | Access : R/W |
| 2F9Eh) | IPM_FETCH_NUM_F1[7:0] | 7:0 | F1 IP fetch pixel number o | f one line. |
| l Eb | REG2F9F | 7:0 | Default : 0x00 | Access : R/W |
| 2 F 9Fh) | - | 7:4 | Reserved. | |
| | IPM_FETCH_NUM_F1[11:8] | 3:0 | See description of '2F9Eh'. | |
| 50h | REG 2FAO | 7:0 | Default : 0x00 | Access : R/W |
| 2FA0h) | OPM_BASE_ADDR0_F1[7:0] | 7:0 | F1 OP frame buffer base a | ddress 0. |
| 50h | REG2FA1 | 7:0 | Default : 0x00 | Access : R/W |
| 2FA1h) | OPM_BASE_ADDR0_F1[15:8] | 7:0 | See description of '2FA0h'. | |
| 51h | REG2FA2 | 7:0 | Default : 0x00 | Access : R/W |
| 2FA2h) | OPM_BASE_ADDR0_F1[23:16] | 7:0 | See description of '2FA0h'. | |
| 52h | REG2FA4 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA4h) | OPM_BASE_ADDR1_F1[7:0] | 7:0 | F1 OP frame buffer base a | |
| 52h | REG2FA5 | 7:0 | Default : 0x00 | Access : R/W |



| gister (Bank = 2F, Sub-Ba | nk = | 12) | |
|---------------------------|---|---|---|
| Mnemonic | Bit | Description | |
| OPM_BASE_ADDR1_F1[15:8] | 7:0 | See description of '2FA4h'. | |
| REG2FA6 | 7:0 | Default : 0x00 | Access : R/W |
| OPM_BASE_ADDR1_F1[23:16] | 7:0 | See description of '2FA4h'. | • |
| REG2FA8 | 7:0 | Default : 0x00 | Access : R/W |
| OPM_BASE_ADDR2_F1[7:0] | 7:0 | F1 OP frame buffer base ad | dress 2. |
| REG2FA9 | 7:0 | Default 0x00 | Access : R/W |
| OPM_BASE_ADDR2_F1[15:8] | 7:0 | See description of '2FA8h'. | |
| REG2FAA | 7:0 | Default: 0x00 | Access : R/W |
| OPM_BASE_ADDR2_F1[23:16] | 7:0 | See description of '2FA8h'. | ^ |
| REG2FAC | 7.0 | Default : 0x00 | Access : R/W |
| OPM_OFFSET_F1[7:0] | 7:0 | F1 OP frame buffer line offs | et (pixel unit). |
| REG2FAD | 7:0 | Default : 0x00 | Access: R/W |
| - | 7:4 | Reserved. | |
| OPM OFFSET F1/11.8] | 3:0 | See description of '2FACh'. | |
| REG2FAE | 7:0 | Default: 0x00 | Access : R/W |
| OPM FETCH NUM F1[7:0] | 7:0 | F1 OP fetch pixel number of | - |
| REG2FAF | 7.0 | | Access : R/W |
| - | 7.4 | | · |
| OPM FETCH NUM F1711:87 | | | |
| | | | Access : R/W |
| | | | - |
| | | | Access : R/W |
| - 4 | | | 11.00000 |
| IPM VCNT LIMIT EN E1 | 4 | | L |
| | 3:0 | | <u> </u> |
| | | ' | Access : R/W |
| | | | |
| | | | Access : R/W |
| | | | 1.30000 1 Kg 11 |
| | | , | Access : R/W |
| | | | ACCOST IN TO |
| | | , | Access : R/W |
| NEGZI D/ | | | ACCESS . R/ W |
| | Mnemonic OPM_BASE_ADDR1_F1[15:8] REG2FA6 OPM_BASE_ADDR1_F1[23:16] REG2FA8 OPM_BASE_ADDR2_F1[7:0] REG2FA9 OPM_BASE_ADDR2_F1[15:8] REG2FAA OPM_BASE_ADDR2_F1[23:16] REG2FAC OPM_OFFSET_F1[7:0] REG2FAD - OPM_OFFSET_F1[11:8] REG2FAF OPM_FETCH_NUM_F1[7:0] REG2FAF - OPM_FETCH_NUM_F1[11:8] REG2FB0 IPM_VCNT_LIMIT_EN_F1 IPM_VCNT_LIMIT_EN_F1 | Mnemonic Bit OPM_BASE_ADDR1_F1[15:8] 7:0 REG2FA6 7:0 OPM_BASE_ADDR1_F1[23:16] 7:0 REG2FA8 7:0 OPM_BASE_ADDR2_F1[7:0] 7:0 REG2FA9 7:0 OPM_BASE_ADDR2_F1[15:8] 7:0 REG2FAA 7:0 OPM_BASE_ADDR2_F1[23:16] 7:0 REG2FAC 7:0 OPM_OFFSET_F1[7:0] 7:0 REG2FAD 7:0 - 7:4 OPM_OFFSET_F1[11:8] 3:0 REG2FAF 7:0 OPM_FETCH_NUM_F1[7:0] 7:0 REG2FAF 7:0 OPM_FETCH_NUM_F1[11:8] 3:0 REG2FBO 7:0 IPM_VCNT_LIMIT_NUM_F1[7:0] 7:0 REG2FBJ 7:0 IPM_VCNT_LIMIT_NUM_F1[11:8] 3:0 REG2FB4 7:0 IPM_W_LIMIT_ADR_F1[7:0] 7:0 REG2FB6 7:0 IPM_W_LIMIT_ADR_F1[23:16] 7:0 IPM_W_LIMIT_ADR_F1[23:16] 7:0 <td>OPM_BASE_ADDR1_F1[15:8] 7:0 See description of '2FA4h'. REG2FA6 7:0 Default: 0x00 OPM_BASE_ADDR1_F1[23:16] 7:0 See description of '2FA4h'. REG2FA8 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[7:0] 7:0 F1 OP frame buffer hase ad REG2FA9 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[15:8] 7:0 See description of '2FA8h'. REG2FAA 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[23:16] 7:0 See description of '2FA8h'. REG2FAC 7:0 Default: 0x00 OPM_OFFSET_F1[7:0] 7:0 F1 OP frame buffer inceoffs REG2FAD 7:0 Default: 0x00 - 7:4 Reserved. OPM_OFFSET_F1[7:0] 7:0 F1 OP fetch pixel number of '2FACh'. REG2FA 7:0 Default: 0x00 OPM_FETCH_NUM_F1[7:0] 7:0 F1 OP fetch pixel number of '2FACh'. REG2FB0 7:0 Default: 0x00 IPM_VCNT_LIMIT_EN_F1 4 F1 IP line count limit number of '2FACh'. REG2FB4</td> | OPM_BASE_ADDR1_F1[15:8] 7:0 See description of '2FA4h'. REG2FA6 7:0 Default: 0x00 OPM_BASE_ADDR1_F1[23:16] 7:0 See description of '2FA4h'. REG2FA8 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[7:0] 7:0 F1 OP frame buffer hase ad REG2FA9 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[15:8] 7:0 See description of '2FA8h'. REG2FAA 7:0 Default: 0x00 OPM_BASE_ADDR2_F1[23:16] 7:0 See description of '2FA8h'. REG2FAC 7:0 Default: 0x00 OPM_OFFSET_F1[7:0] 7:0 F1 OP frame buffer inceoffs REG2FAD 7:0 Default: 0x00 - 7:4 Reserved. OPM_OFFSET_F1[7:0] 7:0 F1 OP fetch pixel number of '2FACh'. REG2FA 7:0 Default: 0x00 OPM_FETCH_NUM_F1[7:0] 7:0 F1 OP fetch pixel number of '2FACh'. REG2FB0 7:0 Default: 0x00 IPM_VCNT_LIMIT_EN_F1 4 F1 IP line count limit number of '2FACh'. REG2FB4 |



| Index | Mnemonic | Bit | Description | |
|----------------|----------------------------|-----|-------------------------------|---------------------------------------|
| (Absolute) | IDM W LIMIT EN E1 | 1 | E1 ID unite limit applie | |
| | IPM_W_LIMIT_EN_F1 | 1 | F1 IP write limit enable. | : |
| 5Ch | IPM_W_LIMIT_MIN_F1 REG2FB8 | 7.0 | F1 IP write limit flag 0: Max | |
| (2FB8h) | | 7:0 | Default : 0x00 | Access : R/W |
| 5Ch | SW_HMIR_OFFSET_F1[7:0] | 7:0 | F1 IP H mirror line offset. | Access # (W |
| 2FB9h) | REG2FB9 | 7:0 | Default 0x 0 | Access : R/W |
| , | CW HMID OFFCET EN E1 | 7:5 | Reserved: | fhyara cotting anabla |
| | SW_HMIR_OFFSET_EN_F1 | 4 | F1 IP H mirror line offset so | itware setting enable. |
| ·n. | SW_HMIR_OFFSET_F1[11:8] | 3:0 | See description of '2FB8h'. | A D //W |
| 5Dh (2FBAh) | REG2FBA | 7:0 | Default : 0x00 | Access : R/W |
| | DUMMY5D_0_15[7:0] | | Dummy register. | |
| 5Dh (2FBBh) | REG2FBB | 7:0 | Default : 0x00 | Access : R/W |
| | DUMMY5D_0_15[15:8] | 7:0 | See description of 'ZFBAh'. | |
| SEh (2FBCh) | REG2FBC | 7:0 | Default: 0x00 | Access : R/W |
| | DUMMY5E_0_15[7:0] | 7:0 | Dummy register. | |
| 5Eh (2FBDh) | REG2FBD | 7:0 | Default: 0x00 | Access : R/W |
| - | DUMMY5E_0_15[15:8] | 7.0 | See description of 'ZFBCh'. | |
| 5Fh | REG2FBE | 77 | Default : 0x00 | Access : R/W |
| 2FBEh) | DUMMY5F_0_15[7:0] | 7.0 | Dummy register. | _ |
| 5Fh | REG2FBF | 7:0 | Default : 0x00 | Access : R/W |
| 2FBFh) | DUMMY5F_0_15[15:8] | 7:0 | See description of '2FBEh'. | |
| 00h | REG2FC0 | 7:0 | Default : 0x10 | Access : R/W |
| 2FC0h) | IPM_RREQ_THRD_F1[7:0] | 73) | IP FIFO threshold for rea | <u> </u> |
| 50h | REG2FC1 | | Default : 0x10 | Access : R/W |
| 2FC1h) | IPM_RREQ_HPRI_F1[7:0] | 7:0 | F1 IP high priority threshold | · · · · · · · · · · · · · · · · · · · |
| 51h | REG2FC2 | 7:0 | Default : 0x10 | Access : R/W |
| 2FC2h) | IPM_WREQ_THRD_F1[7.0] | 7:0 | F1 IP FIFO threshold for wri | te request. |
| 51h | REG2FC3 | 7:0 | Default : 0x10 | Access: R/W |
| (2FC3h) | IPM_WREQ_HPRI_F1[7:0] | 7:0 | F1 IP high priority threshold | for write request. |
| 52h | REG2FC4 | 7:0 | Default : 0x10 | Access : R/W |
| 2FC4h) | IPM_RREQ_MAX_F1[7:0] | 7:0 | F1 IP read request max nun | nber. |
| 52h | REG2FC5 | 7:0 | Default : 0x10 | Access : R/W |
| (2FC5h) | IPM_WREQ_MAX_F1[7:0] | 7:0 | F1 IP write request max nur | mber. |
| 55h | REG2FCA | 7:0 | Default : 0x20 | Access : R/W |



| index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------------|-----|--------------------------|---------------------------------------|
| (2FCAh) | IPM_RFIFO_DEPTH_F1[7:0] | 7:0 | F1 IP line buffer length | for memory data read. |
| 55h | REG2FCB | 7:0 | Default: 0x20 | Access : R/W |
| (2FCBh) | IPM_WFIFO_DEPTH_F1[7:0] | 7:0 | F1 IP line buffer length | n for memory data write. |
| 56h | REG2FCD | 7:0 | Default : 0x00 | Access : R/W |
| (2FCDh) | DUMMY66_13_15[2:0] | 7:5 | Dummy register. | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| | - | 4:0 | Reserved | |
| 57h | REG2FCE | 7:0 | Default: 0x00 | Access : R/W |
| (2FCEh) | DUMMY67_0_15[7:0] | 7:0 | Dummy register. | |
| 57h | REG2FCF | 7:0 | Default: 0x00 | Access : R/W |
| (2FCFh) | DUMMY67_0_15[15:8] | 7:0 | See description of 2FC | Œh. |
| 58h | REG2FD0 | 7:0 | Default: 0x00 | Access : R/W |
| (2FD0h) | DUMMY68_0_15[7:0] | 7:0 | Dummy register. | |
| 58h | REG2FD1 | 7:0 | Default: 0x00 | Access: R/W |
| (2FD1h) | DUMMY68_0_15[15:8] | 7:0 | See description of '2FD | 00h'. |
| 74h | REG2FE8 | 7:0 | Default: 0x00 | Access : R/W |
| (2FE8h) | DUMMY74_7_7 | 7 | Dummy register. | 7 |
| | | 6.0 | Reserved. | |
| 78h ~ 7 E n | | 7.0 | Default : | Access : - |
| (2FFOh ~ 2FFOh) | - / // | - | Reserved. | · |



ACE Register (Bank = 2F, Sub-Bank = 18)

| ACE Regi | ster (Bank = 2F, Sub-Bank = | 18) | | |
|---------------------|-----------------------------|-----|---|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interr 01: Register of IP1 Main W 02: Register of IP2 Main W 03: Register of IP1 Sub Wi 04: Register of IP2 Sub Wi 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 08: Register of SNR. 10: Register of SCMI. 18: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. 20: Register of DLC. 21: Register of TDDI. 22: Register of HVSP. 24: Register of PAFRC. 25: Register of DMS. | /indow. /indow. |
| | | | 27: Register of ACE2. | |
| 10h ~ 28h | * * * * * * * * * * | 7:0 | Default : - | Access : - |
| (2F20h ~ 2F51h) | | - | Reserved. | |
| 30h | REG 2F60 | 7:0 | Default : 0x00 | Access : R/W |
| (2F60h) | | 7 | Reserved. | |
| | MAIN_ICC_EN | 6 | Main window ICC enable. | |
| | - | 5:3 | Reserved. | |
| | SUB_ICC_EN | 2 | Sub window ICC enable. | |
| | - | 1:0 | Reserved. | |
| 31h | REG2F62 | 7:0 | Default : 0x00 | Access : R/W |
| (2F62h) | SUB_SA_USER_R[3:0] | 7:4 | Sub window ICC saturation | n adjustment of R. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------------------|-----|----------------------------|---------------------|
| (| MAIN_SA_USER_R[3:0] | 3:0 | Main window ICC saturation | on adjustment of R. |
| 31h | REG2F63 | 7:0 | Default : 0x00 | Access : R/W |
| 2F63h) | SUB_SA_USER_G[3:0] | 7:4 | Sub window ICC saturation | n adjustment of G. |
| | MAIN_SA_USER_G[3:0] | 3:0 | Main window ICC saturation | on adjustment of 6 |
| 32h | REG2F64 | 7:0 | Default : 0x00 | Access : R/W |
| 2F64h) | SUB_SA_USER_B[3:0] | 7:4 | Sub window ICC saturation | n adjustment of B. |
| | MAIN_SA_USER_B[3:0] | | Main window ICC saturation | |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : R/W |
| (2F65h) | SUB_SA_USER_C[3:0] | 7:4 | Sub window ICC saturation | n adjustment of C |
| | MAIN_SA_USER_C[3:0] | 3:0 | Main window ICC saturation | on adjustment of C. |
| 33h | REG2F66 | 7:0 | Default : 0x00 | Access: R/W |
| (2F66h) | SUB_SA_USER_M[3:0] | 7:4 | Sub window ICC saturation | n adjustment of M. |
| | MAIN_SA_USER_M[3:0] | 3.0 | Main window ICC saturation | on adjustment of M. |
| 3h | REG2F67 | 7:0 | Default . 0x00 | Access : R/W |
| 2F67h) | SUB_SA_USER_Y[3:0] | 7:4 | Sub window ICC saturation | n adjustment of Y. |
| r | MAIN_SA_USER_Y[3:0] | 3:0 | Main window ICC saturation | on adjustment of Y. |
| 34h | REG2F68 | 7:0 | Default: 0x00 | Access : R/W |
| 2F68h) | SUB_SA_USER_F[3:0] | 7:4 | Sub window ICC saturation | n adjustment of F. |
| | MAIN_SA_USER_F[30] | 3:0 | Main window ICC saturation | on adjustment of F. |
| 35h | REG2F6A | 7:0 | Default: 0x00 | Access : R/W |
| 2F6Ah) | MAIN_SICN_SP_\SFR[7:0] | 7:0 | Main window ICC decrease | e saturation. |
| 35h | REG2F6B | 7:0 | Default : 0x00 | Access : R/W |
| 2 F 6Bh) | SUB_SIGN_SA_USER[7:0] | 7:0 | Sub window ICC decrease | saturation. |
| 6h | REG2F6C | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Ch) | | 7:5 | Reserved. | |
| | COMMON_MINUS_GAIN[4:0] | 4:0 | ICC decrease saturation co | ommon gain. |
| 86h | REG2F6D | 7:0 | Default : 0x00 | Access : R/W |
| 2F6Dh) | - | 7 | Reserved. | |
| | SA_MIN[6:0] | 6:0 | ICC decrease saturation m | inimum threshold. |
| Ch | REG2F78 | 7:0 | Default : 0xFF | Access : R/W |
| 2F78h) | WPL_WHITE_PEAK_LIMIT_THRD[7:0] | 7:0 | White peak limit threshold | • |
| 40h | REG2F80 | 7:0 | Default : 0x00 | Access : R/W |
| (2F80h) | MAIN_IBC_EN | 7 | Main window IBC enable. | |



| ACE Reg | ister (Bank = 2F, Sub-B | Bank = 18) | | |
|---------------------|-------------------------|------------|----------------------|-----------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | SUB_IBC_EN | 6 | Sub window IBC enab | le. |
| | - | 5:0 | Reserved. | |
| 41h | REG2F82 | 7:0 | Default : 0x20 | Access : R/W |
| (2F82h) | - | 7:6 | Reserved. | A • |
| | MAIN_YR_ADJ[5:0] | 5:0 | Main window IBC Y ac | ljustment of R |
| 41h | REG2F83 | 7:0 | Default: 0x20 | Access : R/W |
| (2F83h) | - | 7:6 | Reserved. | |
| | MAIN_YG_ADJ[5:0] | 5:0 | Main window IBC Y ac | ljustment of G. |
| 42h | REG2F84 | 7:0 | Default : 0x20 | Access : R/W |
| (2F84h) | - | 7.6 | Reserved. | |
| | MAIN_YB_ADJ[5:0] | 5:0 | Main window IBC Y ac | ijustment of B. |
| 42h | REG2F85 | 7:0 | Default : 0x20 | Access: R/W |
| (2F85h) | - | 7.6 | Reserved. | |
| | MAIN_YC_ADJ[5:0] | 5:0 | Main window IBC Y ac | ljustment of C. |
| 43h | REG2F86 | 7:0 | Default : 0x20 | Access : R/W |
| (2F86h) | - | 7.6 | Reserved. | |
| | MAIN_YM_ADJ[5:0] | 5:0 | Main window IBC Y ac | justment of M. |
| 43h | REG2F87 | 7:0 | Default: 0x20 | Access : R/W |
| (2F87h) | - | 7:6 | Reserved. | |
| . // | MAIN_YY_ADJ[5:0] | 5:0 | Main window IBC Y ac | ljustment of Y. |
| 44h | REG2F88 | 7:0 | Default : 0x20 | Access : R/W |
| (2F88h) | - /// | 7:6 | Reserved. | • |
| | MAIN_YF_ADJ[5:0] | 5:0 | Main window IBC Y ac | ljustment of F. |
| 45h | REG2F8A | | Default : 0x20 | Access : R/W |
| (2F8Ah) | - | 7:6 | Reserved. | · |
| X | SUB_YR_ADJ[5:0] | 5:0 | Sub window IBC Y adj | justment of R. |
| 45h | REG2F8B | 7:0 | Default : 0x20 | Access : R/W |
| (2F8Bh) | | 7:6 | Reserved. | • |
| | SUB_YG_ADJ[5:0] | 5:0 | Sub window IBC Y adj | justment of G. |
| 46h | REG2F8C | 7:0 | Default : 0x20 | Access : R/W |
| (2F8Ch) | - | 7:6 | Reserved. | • |
| | SUB_YB_ADJ[5:0] | | Sub window IBC Y adj | ustment of B. |
| 46h | REG2F8D | | Default : 0x20 | Access : R/W |



| ACE Regi | ACE Register (Bank = 2F, Sub-Bank = 18) | | | | | |
|---------------------|---|-----|--------------------------|---------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2F8Dh) | - | 7:6 | Reserved. | | | |
| | SUB_YC_ADJ[5:0] | 5:0 | Sub window IBC Y adjusti | ment of C. | | |
| 47h | REG2F8E | 7:0 | Default : 0x20 | Access : R/W | | |
| (2F8Eh) | - | 7:6 | Reserved. | A • | | |
| | SUB_YM_ADJ[5:0] | 5:0 | Sub window IBC Y adjusti | ment of M. | | |
| 47h | REG2F8F | 7:0 | Default: 0x20 | Access : R/W | | |
| (2F8Fh) | - | 7:6 | Reserved. | | | |
| | SUB_YY_ADJ[5:0] | 5:0 | Sub window IBC Y adjusti | ment of Y. | | |
| 48h | REG2F90 | 7:0 | Default : 0x20 | Access : R/W | | |
| (2F90h) | - | 7:6 | Reserved. | | | |
| | SUB_YF_ADJ[5:0] | 5:0 | Sub window IBC Y adjusti | ment of F. | | |
| 50h | REG2FA1 | 7:0 | Default : 0x00 | Access: R/W | | |
| (2FA1h) | - | 7:4 | Reserved. | | | |
| | MAIN_WHITE_PEAK_LIMIT_EN | 3 | Main window white peak | limit enable. | | |
| | | 2:0 | Reserved. | | | |
| 58h | REG2FB1 | 7.0 | Default : 0x00 | Access: R/W | | |
| (2FB1h) | | 7:4 | Reserved. | | | |
| | SUB_WHITE_PEAK_LIMIT_EN | 3 | Sub window white peak li | mit enable. | | |
| | | 2:0 | Reserved. | T | | |
| 59h ~ 5Fh | | 7:0 | Default | Access : - | | |
| (2FB2h v 2FBFh) | - | | Reserved. | - | | |
| 60 | REG2FC0 | 7.9 | Default : 0x00 | Access : R/W | | |
| (2FC0h) | MAIN_IHC_EN | 7 | Main window IHC enable. | | | |
| | SUB_INC_EN | 6 | Sub window IHC enable. | | | |
| X | | 5:0 | Reserved. | | | |
| 61h | REG2FC2 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FC2h) | - | 7 | Reserved. | | | |
| | MAIN_HUE_USER_R[6:0] | 6:0 | Main window IHC hue adj | ustment of R. | | |
| 61h | REG2FC3 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2FC3h) | - | 7 | Reserved. | | | |
| | MAIN_HUE_USER_G[6:0] | 6:0 | Main window IHC hue adj | ustment of G. | | |
| 62h | REG2FC4 | 7:0 | Default : 0x00 | Access : R/W | | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|----------------------|-----|---------------------|------------------|
| (2FC4h) | - | 7 | Reserved. | |
| | MAIN_HUE_USER_B[6:0] | 6:0 | Main window IHC hue | adjustment of B. |
| 62h | REG2FC5 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC5h) | - | 7 | Reserved. | |
| | MAIN_HUE_USER_C[6:0] | 6:0 | Main window IHC hue | adjustment of C. |
| 63h | REG2FC6 | 7:0 | Default: 0x00 | Access : R/W |
| (2FC6h) | - | 7 | Reserved. | |
| | MAIN_HUE_USER_M[6:0] | 6:0 | Main window IHC hue | adjustment of M. |
| 63h | REG2FC7 | 7:0 | Default : 0x00 | Atcess : R/W |
| (2FC7h) | - | YK | Reserved. | |
| | MAIN_HUE_USER_Y[6:0] | 6:0 | Main window IHC hue | adjustment of Y. |
| 64h | REG2FC8 | 7:0 | Default : 0x00 | Access: R/W |
| (2FC8h) | - | 7 | Reserved. | |
| | MAIN_HUE_USER_F[6:0] | 6:0 | Main window IHC hue | adjustment of F. |
| 65h | REG2FCA | 7:0 | Default : 0x00 | Access : R/W |
| 2FCAh) | - | | Reserved. | |
| | SUB_HUE_USER_R[6:0] | 6:0 | Sub window IHC hue | adjustment of R. |
| 65h | REG2FCB | 7:0 | Default: 0x00 | Access : R/W |
| (2FCBh) | - / // | 7 | Reserved. | |
| | SUB_HUE_USER_G[6:0] | 6:0 | Sub window IHC hue | adjustment of G. |
| 56h | REG2FCC | 7:0 | Default : 0x00 | Access : R/W |
| (2FCCh) | - | 7 | Reserved. | |
| | SUB_HUE_USER_B[6:0] | 6:0 | Sub window IHC hue | adjustment of B. |
| 56h | REG2FCD | 7:0 | Default : 0x00 | Access : R/W |
| (2FCDh) | - | 7 | Reserved. | |
| | SUB_HUE_USER_C[6:0] | 6:0 | Sub window IHC hue | adjustment of C. |
| 57h | REG2FCE | 7:0 | Default : 0x00 | Access : R/W |
| 2FCEh) | - | 7 | Reserved. | |
| | SUB_HUE_USER_M[6:0] | 6:0 | Sub window IHC hue | adjustment of M. |
| 57h | REG2FCF | 7:0 | Default : 0x00 | Access : R/W |
| (2FCFh) | - | 7 | Reserved. | |
| | SUB_HUE_USER_Y[6:0] | 6:0 | Sub window IHC hue | adjustment of Y. |
| 68h | REG2FD0 | 7:0 | Default : 0x00 | Access : R/W |



| ACE Regis | ACE Register (Bank = 2F, Sub-Bank = 18) | | | | | |
|---------------------|---|-----|--|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2FD0h) | - | 7 | Reserved. | | | |
| | SUB_HUE_USER_F[6:0] | 6:0 | Sub window IHC hue adjustment of F. | | | |
| 6Eh | REG2FDC | 7:0 | Default : 0x00 Access : R/W | | | |
| (2FDCh) | - | 7:5 | Reserved. | | | |
| | SUB_R2Y_EN | 4 | Sub window RGB to YCbCr enable. | | | |
| | - | 3:2 | Reserved. | | | |
| | R2Y_DITHER_EN | 1 | RGB to YCbCr dither enable. | | | |
| | MAIN_R2Y_EN | 0 | Main window RGB to YCbCr enable. | | | |
| 6Fh | REG2FDE | 7:0 | Default: 0x00 Access: R/W | | | |
| (2FDEh) | - | 7:6 | Reserved. | | | |
| | SUB_R2Y_EQ_SEL[1:0] | 5:4 | Sub window RGB to YCbCr equation selection. | | | |
| | - | 3:2 | Reserved. | | | |
| | MAIN_R2Y_EQ_SEL[1:0] | 1.0 | Main window RGB to YChCr equation selection. | | | |
| 70h ~ 74h | | 7:0 | Default - Access : - | | | |
| (2FE0h ~ 2FE9h) | - 69 4 | - | Reserved. | | | |



PEAKING Register (Bank = 2F, Sub-Bank = 19)

| PEAKING | G Register (Bank = 2F, Sub- | Bank | = 19) | |
|---------------------|--------------------------------|------------|--|------------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 07: Register of SNR. 07: Register of SNR. 08: Register of SCMI. 19: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of OP1 TOP. 21: Register of ELA. 22: Register of HVSP. | |
| | | | 24: Register of PAFRC. | |
| | | | 25: Register of xVYCC. 26: Register of DMS. | |
| 12 | | | 27: Register of ACE2. | |
| 10 | REG2F20 | 7:0 | Default : 0x00 | Access : R/W |
| (2F20h) | VP\$_SRAM_ACT | 7 | 2D peaking line-buffer srar | n active. |
| | MAIN_Y_LPF_COEF[2:0] | 6:4 | Main window horizontal Y | low pass filter coefficient. |
| X | SUB_IS_MWE_EN | 3 | Sub window is MWE. | |
| | Y X V | 2:1 | Reserved. | |
| | MAIN_POST_PEAKING_EN | 0 | Main window 2D peaking e | enable. |
| 10h | | 7:0 | Default : 0x00 | Access : R/W |
| 10h | REG2F21 | 7.0 | | |
| 10h (2F21h) | REG2F21 MAIN_BAND8_PEAKING_EN | 7.0 | Main window band8 peakir | <u>-</u> |
| | | | | ng enable. |
| | MAIN_BAND8_PEAKING_EN | 7 | Main window band8 peakir | ng enable. |



| PEAKING | EAKING Register (Bank = 2F, Sub-Bank = 19) | | | | |
|---------------------|--|-----|--------------------------------------|--------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | MAIN_BAND4_PEAKING_EN | 3 | Main window band4 peaking enable. | | |
| | MAIN_BAND3_PEAKING_EN | 2 | Main window band3 peaking enable. | | |
| | MAIN_BAND2_PEAKING_EN | 1 | Main window band2 peaking enable. | | |
| | MAIN_BAND1_PEAKING_EN | 0 | Main window band1 peaking enable. | A • | |
| 11h | REG2F22 | 7:0 | Default: 0:00 Access | R/W | |
| (2F22h) | MAIN_BAND4_COEF_STEP[1:0] | 7:6 | Main window band4 coefficient step. | | |
| | MAIN_BAND3_COEF_STEP[1:0] | 5:4 | Main window band3 coefficient step. | | |
| | MAIN_BAND2_COEF_STEP[1:0] | 3:2 | Main window band2 coefficient step. | | |
| | MAIN_BAND1_COEF_STEP[1:0] | 1 0 | Main window band1 coefficient step. | • | |
| 11h | REG2F23 | 7:0 | Default : 0x00 Access | :R/W | |
| (2F23h) | MAIN_BAND8_COEF_STEP[1:0] | 7.6 | Main window band8 coefficient step. | 11 | |
| | MAIN_BAND7_COEF_STEP[1:0] | 5:4 | Main window band7 coefficient step. | | |
| | MAIN_BAND6_COEF_STEP[1:0] | 3:2 | Main window band6 coefficient step. | | |
| | MAIN_BAND5_COEF_STER[1:0] | 1:0 | Main window band5 coefficient step. | | |
| 12h | REG2F25 | 7:0 | Default : 0x00 Access | : R/W | |
| (2F25h) | - | 7 | Reserved. | | |
| | MAIN_V_LPF_COEF_2[2:0] | 6:4 | Main window vertical central pixel Y | LPF coefficient. | |
| | - , - , - | 3 | Reserved | | |
| | MAIN_V_LPF_COEF_1(2:0] | 2:0 | Main window vertical up-down pixel | Y LPF coefficient. | |
| 13h | REG2F26 | 7:0 | Default 0x00 Access | : R/W | |
| (2F26h) | MAIN_CORING_THRD_2[3:0] | 7.4 | Main window coring threshold 2. | | |
| | MAIN_CORING THRD_1[3:0] | 3:0 | Main window coring threshold 1. | | |
| 13h | REG2F27 | 7:0 | Default : 0x10 Access | : R/W | |
| (2F27h) | - 1 | 7:6 | Reserved. | | |
| | MAIN_OSD_SHARPNESS_CTRL[5:0] | 5:0 | Main window user sharpness adjust. | | |
| 14h | REG2F28 | 7:0 | Default : 0x00 Access | : R/W | |
| (2F28h) | . X | 7 | Reserved. | | |
| | SUB_Y_LPI_COFF[2:0] | 6:4 | Sub window horizontal Y LPF coeffici | ent. | |
| | MAIN_SUB_EXCHANGE_EN | 3 | Main/Sub window swap enable. | | |
| | | 2:1 | Reserved. | | |
| | SUB_POST_PEAKING_EN | 0 | Sub window 2D peaking enable. | | |
| 14h | REG2F29 | 7:0 | Default : 0x00 Access | : R/W | |
| (2F29h) | SUB_BAND8_PEAKING_EN | 7 | Sub window band8 peaking enable. | | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-----------------------------|-----|--|
| | SUB_BAND7_PEAKING_EN | 6 | Sub window band7 peaking enable. |
| | SUB_BAND6_PEAKING_EN | 5 | Sub window band6 peaking enable. |
| | SUB_BAND5_PEAKING_EN | 4 | Sub window band5 peaking enable. |
| | SUB_BAND4_PEAKING_EN | 3 | Sub window band4 peaking enable. |
| | SUB_BAND3_PEAKING_EN | 2 | Sub window parts peaking enable. |
| | SUB_BAND2_PEAKING_EN | 1 | Sub window band2 peaking enable. |
| | SUB_BAND1_PEAKING_EN | 0 | Sub-window band1 peaking enable. |
| L5h | REG2F2A | 7:0 | Default : 0x00 Access : R/W |
| 2F2Ah) | SUB_BAND4_COEF_STEP[1:0] | 7.6 | Sub window band4 coefficient step. |
| | SUB_BAND3_COEF_STEP[1:0] | 5:4 | Sub window band 3 coefficient step. |
| | SUB_BAND2_COEF_STEP[1:0] | 3.2 | Sub window band2 coefficient step. |
| | SUB_BAND1_COEF_STEP[1:0] | 1:0 | Sub window band1 coefficient step. |
| .5h | REG2F2B | 7:0 | Default: 0x00 Access: R/W |
| 2F2Bh) | SUB_BAND8_COFF_STER[1:0] | 7:6 | Sub window band8 coefficient step. |
| | SUB_BAND7_COEF_STEP[1:0] | 5:4 | Sub window band7 coefficient step. |
| | SUB_BAND6_COLF_STEP[1:0] | 3:2 | Sub window band coefficient step. |
| | SUB_BAND5_COEF_STER[1:0] | 1:0 | Sub window pand5 coefficient step. |
| .6h | REG2F2D | 7:0 | Default 0x00 Access : R/W |
| 2F2Dh) | - / // | 7 | Reserved. |
| | SUB_V_LPF_COLF_2[2 0] | 6:4 | Sub window vertical central pixel Y LPF coefficient. |
| M | - (//)/ _^ | 3 | Reserved. |
| | SUB_V_LPF_COFF_1[2:0] | 2:0 | Sub window vertical up-down pixel Y LPF coefficient. |
| 71 | REG2F2E | 7:0 | Default: 0x00 Access: R/W |
| 2F2Eh) | SUB_CORING_THRD_2[3:0] | 7:4 | Sub window coring threshold 2. |
| | SUB_CORING_THRD_1[3:0] | 3:0 | Sub window coring threshold 1. |
| .7h | REG2F2F | 7:0 | Default : 0x10 Access : R/W |
| 2F2Fh) | . XV | 7:6 | Reserved. |
| | SUB_OSD_SHARPNESS_CTRL[5:0] | 5:0 | Sub window user sharpness adjust. |
| 8h | REG2F30 | 7:0 | Default : 0x00 Access : R/W |
| 2F30h) | - | 7:6 | Reserved. |
| | MAIN_BAND1_COEF[5:0] | 5:0 | Main window band1 coefficient. |
| 8h | REG2F31 | 7:0 | Default: 0x00 Access: R/W |
| 2F31h) | _ | 7:6 | Reserved. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------|-----|---------------------|--------------|
| | MAIN_BAND2_COEF[5:0] | 5:0 | Main window band2 c | oefficient. |
| 19h | REG2F32 | 7:0 | Default: 0x00 | Access : R/W |
| (2F32h) | - | 7:6 | Reserved. | • |
| | MAIN_BAND3_COEF[5:0] | 5:0 | Main window band3 c | oefficient. |
| 19h | REG2F33 | 7:0 | Default: 0x00 | Access : R/W |
| (2F33h) | - | 7:6 | Reserved. | |
| | MAIN_BAND4_COEF[5:0] | 5:0 | Main window band4 c | oefficient. |
| 1Ah | REG2F34 | 7:0 | Default: 0x00 | Access : R/W |
| (2F34h) | - | 7.6 | Reserved. | |
| | MAIN_BAND5_COEF[5:0] | 5:0 | Main window band5 c | oefficient. |
| 1Ah | REG2F35 | 7.0 | Default : 0x00 | Access : R/W |
| (2F35h) | - | 7:6 | Reserved. | |
| | MAIN_BAND6_COEF[5 0] | 5:0 | Main window band6 c | oefficient. |
| 1Bh | REG2F36 | 7:0 | Default 0x00 | Access : R/W |
| 2F36h) | - | 7:6 | Reserved. | |
| | MAIN_BAND7_COEF[5:0] | 5:0 | Main window band7 | oefficient. |
| 1Bh | REG2F37 | 7:0 | Default : 0x00 | Access : R/W |
| (2F37h) | - , - | 7:6 | Reserved | |
| | MAIN_BAND8_COFF[5:0] | 5:0 | Main window band8 c | oefficient. |
| 28h | REG2F50 | 7:0 | Default + 0x00 | Access : R/W |
| 2F50h) | | 7.6 | Reserved. | • |
| | SUB_BAND1 COEF[5:0] | 5:0 | Sub window band1 co | pefficient. |
| 28h | REG2F51 | 7:0 | Default : 0x00 | Access : R/W |
| 2F51h) | _ (| 7:6 | Reserved. | • |
| | SUB_BAND2_COEF[5:0] | 5:0 | Sub window band2 co | pefficient. |
| 29h | REG2F52 | 7:0 | Default : 0x00 | Access : R/W |
| (2F52h) | . XV | 7:6 | Reserved. | |
| | SUB_BAND3_COFF[5:0] | 5:0 | Sub window band3 co | efficient. |
| 29h | REG2F53 | 7:0 | Default : 0x00 | Access : R/W |
| (2F53h) | - | 7:6 | Reserved. | |
| | SUB_BAND4_COEF[5:0] | 5:0 | Sub window band4 co | pefficient. |
| 2Ah | REG2F54 | 7:0 | Default : 0x00 | Access : R/W |
| (2F54h) | - | 7:6 | Reserved. | • |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------------|-----|---------------------------|--------------|
| (Absolute) | SUB_BAND5_COEF[5:0] | 5:0 | Sub window band5 coeffici | ent. |
| 2Ah | REG2F55 | 7:0 | Default : 0x00 | Access : R/W |
| (2F55h) | - | 7:6 | Reserved. | |
| | SUB_BAND6_COEF[5:0] | 5:0 | Sub window band6 coeffici | ent. |
| 2Bh | REG2F56 | 7:0 | Default: 0x00 | Access R/W |
| (2F56h) | - | 7:6 | Reserved. | |
| | SUB_BAND7_COEF[5:0] | 5:0 | Sub window band7 coeffici | ent. |
| 2Bh | REG2F57 | 7:0 | Default : 0x00 | Access : R/W |
| (2F57h) | - | 7.6 | Reserved. | • |
| | SUB_BAND8_COEF[5:0] | 5:0 | Sub window band8 coeffici | ent. |
| 30h | REG2F61 | 7.0 | Default : 0x33 | Access : R/W |
| (2F61h) | - | 7:6 | Reserved. | |
| | MAIN_CORING_THRD_STER[1:0] | 5:4 | Main window coring step | |
| | | 3:2 | Reserved | |
| | SUB_CORING_THRD_STEP[1:0] | 1:0 | Sub window coring step. | |
| 33h | REG2F66 | 7:0 | Default : 0x00 | Access : R/W |
| (2F66h) | MAIN_BAND2_CORING_THRD[3:0] | 7:4 | Main window band2 coring | threshold. |
| | MAIN_BAND1_CORING_THRD[3:0] | 3:0 | Main window band1 coring | threshold. |
| 33h | REG2 -67 | 7:0 | Default: 0x00 | Access : R/W |
| 2F67h) | MAIN_BAND4_CORING_THRD[3:0] | 7:4 | Main window band4 coring | threshold. |
| | MAIN_BAND3_CORING_THRD[3:0] | 3:0 | Main window band3 coring | threshold. |
| 34h | REG2F68 | | Default: 0x00 | Access : R/W |
| (2 F 68h) | MAIN_BAND6_CORING_THRD[3:0] | 7:4 | Main window band6 coring | threshold. |
| | MAIN_BAND5_CORING_THRD[3:0] | 3:0 | Main window band5 coring | |
| 34h | REG2F69 | 7:0 | Default : 0x00 | Access : R/W |
| (2F69h) | MAIN_BAND8_COR NG_THRD[3:0] | 7:4 | Main window band8 coring | |
| | MAIN_BAND7_CORING_THRD[3:0] | 3:0 | Main window band7 coring | |
| 35h | REG2F6A | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Ah) | SUB_BAND2_CORING_THRD[3:0] | 7:4 | Sub window band2 coring | |
| | SUB_BANDI_CORING_THRD[3:0] | 3:0 | Sub window band1 coring | |
| 35h | REG2F6B | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Bh) | SUB_BAND4_CORING_THRD[3:0] | 7:4 | Sub window band4 coring | |
| | SUB_BAND3_CORING_THRD[3:0] | 3:0 | Sub window band3 coring | threshold. |



| ndex | Mnemonic | | Description | |
|-----------|----------------------------|-----|-------------------------|---|
| Absolute) | | | | 1 |
| h | REG2F6C | 7:0 | Default : 0x00 | Access: R/W |
| SCh) | SUB_BAND6_CORING_THRD[3:0] | 7:4 | Sub window band6 coring | threshold. |
| | SUB_BAND5_CORING_THRD[3:0] | 3:0 | Sub window band5 coring | threshold. |
| 1 | REG2F6D | 7:0 | Default : 0x00 | Access : R/ |
| 6Dh) | SUB_BAND8_CORING_THRD[3:0] | 7:4 | Sub window band8 coring | threshold |
| | SUB_BAND7_CORING_THRD[3:0] | 3:0 | Sub window band7 coring | threshold. |
| 1 | REG2FC0 | 7:0 | Default: 0x00 | Access : R/V |
| COh) | - | 7:6 | Reserved. | |
| | MAIN_GAUSS_LUT_STEP[1:0] | 5 4 | Main window Gaussian SN | IR LUT step. |
| | - | | Reserved. | • |
| | MAIN_GAUSS_NR_EN | 3:1 | Main window Gaussian SN | IR enable. |
| h | - X | 7:0 | Default : - | Access : - |
| C1h) | - | - | Reserved. | |
| 1 | REG2FC2 | 7:0 | Default 0x00 | Access : R/V |
| FC2h) _ | - 6) | 7:6 | Reserved. | |
| | SUB_GAUSS_LUT_STEP[1:0] | 5:4 | Sub window Gaussian SM | R LUT step. |
| | | 3:0 | Reserved. | <u> </u> |
| 1 | REG2FC8 | 7:0 | Default 0x00 | Access : R/W |
| C8h) | SNR_UT_0[7:0] | 7:0 | Gaussian SNR Table 0. | <u>, </u> |
| h | REG2FC9 | 7:0 | Default : 0x00 | Access : R/W |
| C9h) | SNR_LUT_17-0 | 7.0 | Gaussian SNR Table 1. | 1 1 1 |
| | REG2FCA | 7:0 | Default : 0x00 | Access : R/V |
| CAh) | SNR_LUT_2[7:1] | 7: | Gaussian SNR Table 2. | 1 |
| 1 | REG2FCB | 7:0 | Default : 0x00 | Access : R/V |
| CBh) | SNR_LUT_3[7:0] | 7:0 | Gaussian SNR Table 3. | |
| X | REG2FCC | 7:0 | Default : 0x00 | Access : R/V |
| CCh) | SNR_LUT_4[7:0] | 7:0 | Gaussian SNR Table 4. | |
| n | REG2FCD | 7:0 | Default : 0x00 | Access : R/V |
| CDh) | SNR_LUT_5[7:0] | 7:0 | Gaussian SNR Table 5. | 1 |
| h | REG2FCE | 7:0 | Default : 0x00 | Access : R/V |
| | | | | |
| FCEh) | SNR_LUT_6[7:0] | 7:0 | Gaussian SNR Table 6. | |



| PEAKING | PEAKING Register (Bank = 2F, Sub-Bank = 19) | | | | | |
|---------------------|---|-----|-------------|------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 7Bh ~ 7Fh | - | 7:0 | Default : - | Access : - | | |
| (2FF6h ~ 2FFFh) | - | - | Reserved. | | | |





DLC Register (Bank = 2F, Sub-Bank = 1A)

| | ster (Bank = 2F, Sub-Bank | | 1) | |
|---------------------|---------------------------|-----|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 08: Register of S_VOP. 10: Register of SCMI. 18: Register of SCMI. 18: Register of ACE. 19: Register of DLC. 20: Register of DLC. 21: Register of ELA. 22: Register of FAFRC. 23: Register of PAFRC. 25: Register of DMS. | |
| 01) ~ 0Ah | - | 7:0 | Default : - | Access : - |
| (2F02h ~ 2F15h) | | | Reserved. | |
| OBh 📞 | REG 2F16 | 7:0 | Default : 0x00 | Access : RO |
| (2F16h) | MAIN_MAX_PIXEL[7:0] | 7:0 | Main window maximum pix | el. |
| 0Bh | REG2F17 | 7:0 | Default : 0x00 | Access : RO |
| (2F17h) | MAIN MIN PIXEL[7:0] | 7:0 | Main window minimum pixe | ો. |
| 0Ch | REG2F18 | 7:0 | Default : 0x00 | Access : RO |
| (2F18h) | SUB_MAX_PIXEL[7:0] | 7:0 | Sub window maximum pixe | l. |
| 0Ch | REG2F19 | 7:0 | Default : 0x00 | Access : RO |
| (2F19h) | SUB_MIN_PIXEL[7:0] | 7:0 | Sub window minimum pixel | |

12/5/2008



| DLC Regi | ister (Bank = 2F, Sub-Ban | k = 1/ | 1) | |
|---------------------|---------------------------|-------------|---------------------------|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 0Eh | REG2F1C | 7:0 | Default : 0x00 | Access : R/W |
| (2F1Ch) | - | 7:2 | Reserved. | |
| | MAIN_BRI_ADJUST_LSB[1:0] | 1:0 | Main window Y adjust low | bit. |
| 0Eh | REG2F1D | 7:0 | Default: 0x00 | Access : R/W |
| (2F1Dh) | - | 7:2 | Reserved. | XU |
| | SUB_BRI_ADJUST_LSB[1:0] | 1:0 | Sub window Y adjust low b | oit. |
| 0Fh | REG2F1E | 7:0 | Default: 0x00 | Access : R/W |
| (2F1Eh) | MAIN_BRI_ADJUST[7:0] | 7:0 | Main window Y adjust. | |
| 0Fh | REG2F1F | 7:0 | Default : 0x00 | Access : R/W |
| (2F1Fh) | SUB_BRI_ADJUST[7:0] | 7:0 | Sub window Y adjust. | * |
| 10h | REG2F20 | 7:0 | Default : 0x00 | Access : R/W |
| (2F20h) | - | 7 | Reserved. | |
| | MAIN_BLACK_START[6:0] | 6:0 | Main window black start. | |
| 10h | REG2F21 | 7:0 | Default : 0x80 | Access : R/W |
| (2F21h) | MAIN_BLACK_SLOP[7:0] | 7:0 | Main window black slope. | |
| | REG2F22 | 7:0 | Default : 0x00 | Access : R/W |
| (2F22h) | | 7 | Reserved. | - |
| | MAIN_WHITE_START[6:0] | 6 :0 | Main window white start. | |
| 11h | REG2F23 | 7:0 | Default: 0x80 | Access : R/W |
| (2F23h) | MAIN_WHITE_SLOP[7:0] | 7:0 | Main window white slope. | - |
| 12h | REG2F24 | 7:0 | Default : 0x00 | Access : R/W |
| (2F24h) | - | | Reserved. | • |
| | SUB_BLACK_START[6:0] | 6:0 | Sub window black start. | |
| 12h | REG2F25 | 7:0 | Default : 0x80 | Access : R/W |
| (2F25h) | SUB_BLACK_SLOP[7:0] | 7:0 | Sub window black slope. | , |
| 13h | REG2F26 | 7:0 | Default : 0x00 | Access : R/W |
| (2F26h) | L XV | 7 | Reserved. | · · · · · · · · · · · · · · · · · · · |
| | SUB_WHITE_START[6:0] | 6:0 | Sub window white start. | |
| 13h | REG2F27 | 7:0 | Default : 0x80 | Access : R/W |
| (2F27h) | SUB_WHITE_SLOP[7:0] | 7:0 | Sub window white slope. | |
| 14h | REG2F28 | 7:0 | Default : 0x40 | Access : R/W |
| (2F28h) | MAIN_Y_GAIN[7:0] | 7:0 | Main window Y gain. | 1.0000 / 10/ 11 |
| 14h | REG2F29 | 7:0 | Default : 0x40 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|------------|-----------------------|-------------|---------------------------------|----------------|
| (Absolute) | | DIL | Description | |
| (2F29h) | MAIN_C_GAIN[7:0] | 7:0 | Main window C gain. | _ |
| L5h | REG2F2A | 7:0 | Default: 0x40 | Access : R/W |
| 2F2Ah) | SUB_Y_GAIN[7:0] | 7:0 | Sub window Y gain. | |
| .5h | REG2F2B | 7:0 | Default : 0x40 | Access : R/W |
| 2F2Bh) | SUB_C_GAIN[7:0] | 7:0 | Sub window C gain | XU |
| .Ch | REG2F38 | 7:0 | Default: 0x20 | Access : R/W |
| 2F38h) | HISTOGRAM_RANGE1[7:0] | 7:0 | Variable 8 section of histog | gram range 1 |
| .Ch | REG2F39 | 7:0 | Default: 0x40 | Access : R/W |
| 2F39h) | HISTOGRAM_RANGE2[7:0] | 7:0 | Variable 8 section of histog | grant range 2. |
| Dh | REG2F3A | 7:0 | Default : 0x60 | Access : R/W |
| 2F3Ah) | HISTOGRAM_RANGE3[7:0 | 7:0 | Variable 8 section of histog | gram range 3. |
| .Dh | REG2F3B | 7:0 | Default : 0x80 | Access: R/W |
| 2F3Bh) | HISTOGRAM_RANGE4[7:0] | 7:0 | Variable 8 section of histogram | ram range 4. |
| | REG2F3C | 7:0 | Default : 0xA0 | Access : R/W |
| | HISTOGRAM_RANGE5[7:0] | 7:0 | Variable 8 section of histog | gram range 5. |
| .Eh | REG2F3D | 7:0 | Default : 0xC0 | Access : R/W |
| 2F3Dh) | HISTOGRAM_RANGE6[7:0] | 7.0 | Variable 8 section of histog | gram range 6. |
| Fh | REG2F3E | 7 :0 | Default : 0xE0 | Access : R/W |
| 2F3Eh) | HISTOGRAM_RANGE7[7:0] | 7:0 | Variable 8 section of histog | gram range 7. |
| 0h ~ 27h | - 1 | 7:0 | Default : | Access : - |
| 2F40h ~ | | | Reserved. | |
| PF4Fh) | | | | |
| 18h | REG2F50 | 7.0 | Default : 0x00 | Access : RO |
| 2F50h) | TOTAL_1F_00[7:0] | 7:0 | Histogram report section1. | |
| 8h | REG2F51 | 7:0 | Default : 0x00 | Access : RO |
| 2F51h) | TOTAL_1F_00[15:87 | 7:0 | See description of '2F50h'. | |
| 9h | REG2F52 | 7:0 | Default : 0x00 | Access : RO |
| 2F52h) | TOTAL_3F_20[7:0] | 7:0 | Histogram report section2. | |
| 9h | REG2F53 | 7:0 | Default : 0x00 | Access : RO |
| 2F53h) | TOTAL_3F_20[15:8] | 7:0 | See description of '2F52h'. | |
| Ah | REG2F54 | 7:0 | Default : 0x00 | Access : RO |
| 2F54h) | TOTAL_5F_40[7:0] | 7:0 | Histogram report section3. | , |
| 2Ah | REG2F55 | 7:0 | Default: 0x00 | Access: RO |



| DLC Regi | ister (Bank = 2F, Sub-Bank | x = 1/ | 1) | |
|------------------------|-----------------------------|-------------|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F55h) | TOTAL_5F_40[15:8] | 7:0 | See description of '2F54h'. | |
| 2Bh | REG2F56 | 7:0 | Default : 0x00 | Access : RO |
| (2F56h) | TOTAL_7F_60[7:0] | 7:0 | Histogram report section4. | • |
| 2Bh | REG2F57 | 7:0 | Default : 0x00 | Access : RO |
| (2F57h) | TOTAL_7F_60[15:8] | 7:0 | See description of '2F56h'. | X C |
| 2Ch | REG2F58 | 7:0 | Default: 0x00 | Access : RO |
| (2F58h) | TOTAL_9F_80[7:0] | 7:0 | Histogram report section5. | |
| 2Ch | REG2F59 | 7:0 | Default : 0x00 | Access : RO |
| (2F59h) | TOTAL_9F_80[15:8] | 7:0 | See description of '2F58h'. | • |
| 2Dh | REG2F5A | 7:0 | Default : 0x00 | Access : RO |
| (2F5Ah) | TOTAL_BF_A0[7:0] | 7:0 | Histogram report section6. | |
| 2Dh | REG2F5B | 7:0 | Default : 0x00 | Access: RO |
| (2F5Bh) | TOTAL_BF_A0[15:8] | 7:0 | See description of '2F5Ah' | |
| 2Eh | REG2F5C | 7:0 | Default: 0x00 | Access : RO |
| | TOTAL_DF_00[7\0] | 7:0 | Histogram report section7. | |
| 2Eh | REG2F5D | 7:0 | Default : 0x00 | Access : RO |
| (2F5Dh) | TOTAL_DF_C0[15:8] | 7.0 | See description of '2F5Ch'. | |
| 2Fh | REG2F5E | 7 :0 | Default: 0x00 | Access : RO |
| (2F5Eh) | TOTAL_FF_E0[7:0] | 7:0 | Histogram report section8. | |
| 2Fh | REG2F5F | 7:0 | Default: 0x00 | Access : RO |
| (2F5Fh) | TOTAL_FF E0[15/8] | 7:0 | See description of '2F5Eh'. | |
| 30h | REG2F60 | 7.0 | Default : 0x08 | Access : R/W |
| (2 <mark>F</mark> 60h) | MAIN_CURVE_FIT_TABLE_0[7:0] | 7:0 | Main window curve table 0. | |
| 30h | REG2F61 | 7:0 | Default : 0x18 | Access : R/W |
| (2F61h) | MAIN_CURVE_FIT_TABLE_1[7:0] | 7:0 | Main window curve table 1. | T |
| 31h | REG2F62 | 7:0 | Default : 0x28 | Access : R/W |
| (2F62h) | MAIN_CURVE_FIT_TABLE_2[7:0] | 7:0 | Main window curve table 2. | |
| 31h | REG2F63 | 7:0 | Default : 0x38 | Access : R/W |
| (2F63h) | MAIN_CURVE_FIT_TABLE_3[7:0] | 7:0 | Main window curve table 3. | |
| 32h | REG2F64 | 7:0 | Default : 0x48 | Access : R/W |
| (2F64h) | MAIN_CURVE_FIT_TABLE_4[7:0] | 7:0 | Main window curve table 4. | , |
| 32h | REG2F65 | 7:0 | Default : 0x58 | Access : R/W |
| (2F65h) | MAIN_CURVE_FIT_TABLE_5[7:0] | 7:0 | Main window curve table 5. | |



| DLC Regi | ster (Bank = 2F, Sub-Bank | = 1/ | 1) | |
|---------------------|------------------------------|-------------|----------------------------|---------------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 33h | REG2F66 | 7:0 | Default : 0x68 | Access : R/W |
| (2F66h) | MAIN_CURVE_FIT_TABLE_6[7:0] | 7:0 | Main window curve table 6. | |
| 33h | REG2F67 | 7:0 | Default : 0x78 | Access : R/W |
| (2F67h) | MAIN_CURVE_FIT_TABLE_7[7:0] | 7:0 | Main window curve table 7. | A • |
| 34h | REG2F68 | 7:0 | Default: 0x88 | Access R/W |
| (2F68h) | MAIN_CURVE_FIT_TABLE_8[7:0] | 7:0 | Main window curve table 8. | |
| 34h | REG2F69 | 7:0 | Default: 0x98 | Access : R/W |
| (2F69h) | MAIN_CURVE_FIT_TABLE_9[7:0] | 7:0 | Main window curve table 9. | |
| 35h | REG2F6A | 7:0 | Default : 0xA8 | Access : R/W |
| (2F6Ah) | MAIN_CURVE_FIT_TABLE_10[7:0] | 7:0 | Main window curve table 10 |). |
| 35h | REG2F6B | 7:0 | Default : 0x00 | Access : R/W |
| (2F6Bh) | MAIN_CURVE_FIT_TABLE_11[7:0] | 7:0 | Main window curve table 11 | |
| 36h | REG2F6C | 7:0 | Default: 0xC8 | Access : R/W |
| (2F6Ch) | MAIN_CURVE_FIT_TABLE_12[7:0] | 7:0 | Main window curve table 1 | |
| 36h | REG2F6D | 7:0 | Default : 0xD8 | Access : R/W |
| (2F6Dh) | MAIN_CURVE_FIT_TABLE_13[7:0] | 7:0 | Main window curve table 13 | 3. |
| 37h | REG2F6E | 7.0 | Default : 0xE8 | Access : R/W |
| (2F6Eh) | MAIN_CURVE_FIT_TABLE_14[7:0] | / :0 | Main window curve table 14 | ł. |
| 37h | REG2F6F | 7:0 | Default: 0xF8 | Access : R/W |
| (2F6Fh) | MAIN_CURVE_FIT_TABLE_15[7:0] | 7:0 | Main window curve table 15 | |
| 38h | REG2F7 | 7:0 | Default : 0x08 | Access : R/W |
| (2F70h) | SUB_CURVE_FIT_TABLE_0[7:0] | 7:0 | sub window curve table 0. | - |
| 381 | REG2F71 | | Default : 0x18 | Access : R/W |
| (2F71h) | SUB_CURVE_FIT_TABLE_1[7:0] | 7:0 | Sub window curve table 1. | - |
| 39h | REG2F72 | 7:0 | Default : 0x28 | Access : R/W |
| (2F72h) | SUB_CURVE_FIT_TABLE_2[7:0] | 7:0 | Sub window curve table 2. | - |
| 39h | REG2F73 | 7:0 | Default : 0x38 | Access : R/W |
| (2F73h) | SUB_CURVE_FIT_TABLE_3[7:0] | 7:0 | Sub window curve table 3. | · · · · · · · · · · · · · · · · · · · |
| 3Ah | REG2F74 | 7:0 | Default : 0x48 | Access : R/W |
| (2F74h) | SUB_CURVE_FIT_TABLE_4[7:0] | 7:0 | Sub window curve table 4. | · · · · · · · · · · · · · · · · · · · |
| 3Ah | REG2F75 | 7:0 | Default : 0x58 | Access : R/W |
| (2F75h) | SUB_CURVE_FIT_TABLE_5[7:0] | 7:0 | Sub window curve table 5. | , |
| 3Bh | REG2F76 | 7:0 | Default : 0x68 | Access : R/W |



| DLC Regi | ster (Bank = 2F, Sub-Bank | c = 1/ | () | |
|---------------------|-----------------------------|-------------|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F76h) | SUB_CURVE_FIT_TABLE_6[7:0] | 7:0 | Sub window curve table 6. | |
| 3Bh | REG2F77 | 7:0 | Default : 0x78 | Access: R/W |
| (2F77h) | SUB_CURVE_FIT_TABLE_7[7:0] | 7:0 | Sub window curve table 7. | • |
| 3Ch | REG2F78 | 7:0 | Default : 0x88 | Access : R/W |
| (2F78h) | SUB_CURVE_FIT_TABLE_8[7:0] | 7:0 | Sub window curve table 8. | XO |
| 3Ch | REG2F79 | 7:0 | Default: 0x98 | Access : R/W |
| (2F79h) | SUB_CURVE_FIT_TABLE_9[7:0] | 7:0 | Sub window curve table 9. | |
| 3Dh | REG2F7A | 7:0 | Default: 0xA8 | Access : R/W |
| (2F7Ah) | SUB_CURVE_FIT_TABLE_10[7:0] | 7:0 | Sub window curve table 10 | . • |
| 3Dh | REG2F7B | 7:0 | Default : 0x00 | Access : R/W |
| (2F7Bh) | SUB_CURVE_FIT_TABLE_11[7:0] | 7:0 | Sub window curve table 11 | |
| 3Eh | REG2F7C | 7:0 | Default : 0xc8 | Access: R/W |
| (2F7Ch) | SUB_CURVE_FIT_TABLE_12[7:0] | 7:0 | Sub window curve table 12 | |
| BEh | REG2F7D | 7:0 | Default : 0xD8 | Access: R/W |
| (2F7Dh) | SUB_CURVE_FIT_TABLE_13[7:0] | 7:0 | Sub window curve table 13 | · |
| 3Fh | REG2F7E | 7:0 | Default : 0xE8 | Access : R/W |
| (2F7Eh) | SUB_CURVE_FIT_TABLE_14[7:0] | 0 | Sub window curve table 14 | - |
| 3Fh | REG2F7F | / :0 | Default : 0xF8 | Access : R/W |
| (2F7Fh) | SUB_CURVE_FIT_TABLE_15[7:0] | 7:0 | Sub window curve table 15 | - |
| 10h | REG2F80 | 7:0 | Default: 0x00 | Access : RO |
| 2F80h) | TOTAL_32 0[//0] | 7:0 | Histogram report section 32 | 2 0. |
| 10h | REG2F81 | | Default : 0x00 | Access : RO |
| (2 5 81h) | TOTAL_32_0[15:8] | | See description of '2F80h'. | 1 |
| 11h | REG2F82 | 7:0 | Default : 0x00 | Access : RO |
| (2F82h) | TOTAL_32_1[7:0] | 7:0 | Histogram report section 32 | L |
| 11h | REG2F83 | 7:0 | Default : 0x00 | Access : RO |
| (2F83h) | TOTAL_32_1[15.8] | 7:0 | See description of '2F82h'. | 1 |
| 12h | REG2F84 | 7:0 | Default : 0x00 | Access : RO |
| (2F84h) | TOTAL_32_2[7:0] | 7:0 | Histogram report section 32 | |
| 42h | REG2F85 | 7:0 | Default : 0x00 | Access : RO |
| (2F85h) | TOTAL_32_2[15:8] | 7:0 | See description of '2F84h'. | ACCOS I NO |
| | REG2F86 | 7:0 | Default : 0x00 | Access : RO |
| (2F86h) | 1.1021 00 | 7.0 | Histogram report section 32 | ACCOS I NO |



| DLC Reg | ister (Bank = 2F, Sub- | Bank = 1 <i>A</i> | () | |
|---------------------|------------------------|-------------------|--------------------------|-------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 43h | REG2F87 | 7:0 | Default : 0x00 | Access: RO |
| (2F87h) | TOTAL_32_3[15:8] | 7:0 | See description of '2F86 | h' |
| 44h | REG2F88 | 7:0 | Default : 0x00 | Access : RO |
| (2F88h) | TOTAL_32_4[7:0] | 7:0 | Histogram report section | n 32_4. |
| 44h | REG2F89 | 7:0 | Default: 0x00 | Access RO |
| (2F89h) | TOTAL_32_4[15:8] | 7:0 | See description of 2F88 | h'. |
| 45h | REG2F8A | 7:0 | Default: 0x00 | Access : RO |
| (2F8Ah) | TOTAL_32_5[7:0] | 7:0 | Histogram report section | n 32_5. |
| 45h | REG2F8B | 7:0 | Default : 0x00 | Access : RO |
| (2F8Bh) | TOTAL_32_5[15:8] | 7:0 | See description of 2F8A | |
| 46h | REG2F8C | 7:0 | Default : 0x00 | Access : RO |
| (2F8Ch) | TOTAL_32_6[7:0] | 7:0 | Histogram report section | n 32_6. |
| 46h | REG2F8D | 7:0 | Default: 0x00 | Access : RO |
| (2F8Dh) | TOTAL_32_6[15:8] | 7:0 | See description of '2F8C | ch'. |
| 47h | REG2F8E | 7:0 | Default : 0x00 | Access : RO |
| (2F8Eh) | TOTAL_32_7[7:0] | 7:0 | Histogram report section | 132_7. |
| 47h | REG2F8F | 7.0 | Default : 0x00 | Access : RO |
| (2F8Fh) | TOTAL_32_7[15:8] | 7:0 | See description of '2F8E | h'. |
| 48h 🛕 | REG2F90 | 7:0 | Default: 0x00 | Access : RO |
| (2F90h) | TOTAL_32_8[7:0] | 7:0 | Histogram report section | า 32_8. |
| 48h | REG2F91 | 7:0 | Default : 0x00 | Access : RO |
| (2F91h) | TOTAL_32_8[15:8] | 7:0 | see description of '2F90 | h'. |
| 49h | REG2F92 | 7:0 | Default : 0x00 | Access : RO |
| (2F92h) | TOTAL_32_9[7:0] | 7:0 | Histogram report section | n 32_9. |
| 49h 🚺 | REG2F93 | 7:0 | Default : 0x00 | Access : RO |
| (2F93h) | TOTAL_32_9[15:8] | 7:0 | See description of '2F92 | h'. |
| 4Ah | REG2F94 | 7:0 | Default : 0x00 | Access : RO |
| (2F94h) | TOTAL_32_10[x:0] | 7:0 | Histogram report section | n 32_10. |
| 4Ah | REG2F95 | 7:0 | Default : 0x00 | Access : RO |
| (2F95h) | TOTAL_32_10[15:8] | 7:0 | See description of '2F94 | h'. |
| 4Bh | REG2F96 | 7:0 | Default : 0x00 | Access : RO |
| (2F96h) | TOTAL_32_11[7:0] | 7:0 | Histogram report section | n 32_11. |
| 4Bh | REG2F97 | 7:0 | Default : 0x00 | Access : RO |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-------------|--------------------------|-------------|
| (2F97h) | TOTAL_32_11[15:8] | 7:0 | See description of '2F9 | 6h'. |
| 4Ch | REG2F98 | 7:0 | Default : 0x00 | Access : RO |
| (2F98h) | TOTAL_32_12[7:0] | 7:0 | Histogram report section | on 32_12. |
| IC h | REG2F99 | 7:0 | Default : 0x00 | Access : RO |
| 2F99h) | TOTAL_32_12[15:8] | 7:0 | See description of 2F9 | 8h'. |
| lDh | REG2F9A | 7:0 | Default: 0x00 | Access : RO |
| 2F9Ah) | TOTAL_32_13[7:0] | 7:0 | Histogram report section | on 32_13. |
| lDh | REG2F9B | 7:0 | Default: 0x00 | Access : RO |
| 2F9Bh) | TOTAL_32_13[15:8] | 7:0 | See description of '2F9 | Ah'. |
| Eh | REG2F9C | 7:0 | Default : 0x00 | Access : RO |
| 2F9Ch) | TOTAL_32_14[7:0] | 7:0 | Histogram report section | on 32_14. |
| I Eh | REG2F9D | 7:0 | Default : 0x00 | Access: RO |
| 2F9Dh) | TOTAL_32_14[15:8] | 7:0 | See description of '2F9 | Ch' |
| Fh | REG2F9E | 7:0 | Default : 0x00 | Access : RO |
| | TOTAL_32_15[7:0] | 7:0 | Histogram report section | on 32_15. |
| ŀFh | REG2F9F | 7:0 | Default : 0x00 | Access : RO |
| 2F9Fh) | TOTAL_32_15[15:8] | 7 0 | See description of '219 | en'. |
| 50h | REG2FA0 | 7 :0 | Default : 0x00 | Access : RO |
| 2FA0h) | TOTA_32_16[7:0] | 7:0 | Histogram report section | on 32_16. |
| i0h | REG2FA1 | 7:0 | Default: 0x00 | Access : RO |
| 2FA1h) | TOTAL_32 16[15/8] | 7:0 | See description of '2FA | 0h'. |
| 1h | REG2FA2 | 7:0 | Default : 0x00 | Access : RO |
| 2 F A2h) | TOTAL_32_17[7:0] | 7:0 | Histogram report section | on 32_17. |
| 1h | REG2FA3 | 7:0 | Default : 0x00 | Access : RO |
| 2FA3h) | TOT L_32_17[15:8] | 7:0 | See description of '2FA | 2h'. |
| 52h | REG2FA4 | 7:0 | Default : 0x00 | Access : RO |
| 2FA4h) | TOTAL_32_18[7.0] | 7:0 | Histogram report section | on 32_18. |
| 52h | REG2FA5 | 7:0 | Default : 0x00 | Access : RO |
| 2FA5h) | TOTAL_32_18[15:8] | 7:0 | See description of '2FA | 4h'. |
| 3h | REG2FA6 | 7:0 | Default : 0x00 | Access : RO |
| 2FA6h) | TOTAL_32_19[7:0] | 7:0 | Histogram report section | |
| 3h | REG2FA7 | 7:0 | Default : 0x00 | Access : RO |
| 2FA7h) | TOTAL_32_19[15:8] | 7:0 | See description of '2FA | l . |



| DLC Reg | ister (Bank = 2F, Sub- | Bank = 1 <i>A</i> | () | |
|---------------------|------------------------|-------------------|--------------------------|-------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 54h | REG2FA8 | 7:0 | Default : 0x00 | Access : RO |
| (2FA8h) | TOTAL_32_20[7:0] | 7:0 | Histogram report section | n 32_20. |
| 54h | REG2FA9 | 7:0 | Default : 0x00 | Access : RO |
| (2FA9h) | TOTAL_32_20[15:8] | 7:0 | See description of '2FA8 | h'. |
| 55h | REG2FAA | 7:0 | Default: 0x00 | Access RO |
| (2FAAh) | TOTAL_32_21[7:0] | 7:0 | Histogram report section | n 32_ 21 . |
| 55h | REG2FAB | 7:0 | Default: 0x00 | Access : RO |
| (2FABh) | TOTAL_32_21[15:8] | 7:0 | See description of '2FAA | h'. |
| 56h | REG2FAC | 7:0 | Default : 0x00 | Access : RO |
| (2FACh) | TOTAL_32_22[7:0] | 7:0 | Histogram report section | 32_22. |
| 56h | REG2FAD | 7:0 | Default : 0x00 | Access : RO |
| (2FADh) | TOTAL_32_22[15:8] | 7:0 | See description of 2FAC | ih'. |
| 57h | REG2FAE | 7:0 | Default: 0x00 | Access : RO |
| (2FAEh) | TOTAL_32_23[7:0] | 7:0 | | 1 |
| 57h | REG2FAF | 7:0 | Default : 0x00 | Access : RO |
| (2FAFh) | TOTAL_32_23[15:8] | 7:0 | See description of 2FAE | h |
| 58h | REG2FB0 | 0 | Default : 0x00 | Access : RO |
| (2FB0h) | TOTAL_32_24[7:0] | :0 | Histogram report section | n 32 24. |
| 58h 🔺 | REG2FB1 | 7:0 | Default : 0x00 | Access : RO |
| (2FB1h) | TOTAL_32_24[15:8] | 7:0 | See description of '2FB0 | |
| 59h | REG2FB2 | 7:0 | Default : 0x00 | Access : RO |
| (2FB2h) | TOTAL_32_25[7:0] | 7:0 | Histogram report section | |
| 59h | REG2FB3 | | Default : 0x00 | Access : RO |
| (2FB3h) | TOTAL_32_25[15:8] | 7:0 | See description of '2FB2 | |
| 5Ah 🜓 . (| REG2FB4 | 7:0 | Default : 0x00 | Access : RO |
| (2FB4h) | TOTAL_32_26[7:0] | 7:0 | Histogram report section | |
| 5Ah | REG2FB5 | 7:0 | Default : 0x00 | Access : RO |
| (2FB5h) | TOTAL_32 26[15:8] | 7:0 | | L |
| 5Bh | REG2FB6 | | See description of '2FB4 | |
| sun (2FB6h) | | 7:0 | Default : 0x00 | Access : RO |
| | TOTAL_32_27[7:0] | 7:0 | Histogram report section | |
| 5Bh (2FB7h) | REG2FB7 | 7:0 | Default : 0x00 | Access : RO |
| | TOTAL_32_27[15:8] | 7:0 | See description of '2FB6 | |
| 5Ch | REG2FB8 | 7:0 | Default: 0x00 | Access : RO |



| DLC Regis | ster (Bank = 2F, Sub-Bank | = 14 | 1) | |
|------------------------------|---------------------------|------|-----------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2FB8h) | TOTAL_32_28[7:0] | 7:0 | Histogram report section 32 | 2_28. |
| 5Ch | REG2FB9 | 7:0 | Default : 0x00 | Access : RO |
| (2FB9h) | TOTAL_32_28[15:8] | 7:0 | See description of '2FB8h'. | |
| 5Dh | REG2FBA | 7:0 | Default : 0x00 | Access : RO |
| (2FBAh) | TOTAL_32_29[7:0] | 7:0 | Histogram report section 32 | 2_29. |
| 5Dh | REG2FBB | 7:0 | Default: 0x00 | Access : RO |
| (2FBBh) | TOTAL_32_29[15:8] | 7:0 | See description of '2FBAh'. | |
| 5Eh | REG2FBC | 7:0 | Default : 0x00 | Access : RO |
| (2FBCh) | TOTAL_32_30[7:0] | 7: | Histogram report section 32 | 2_30. |
| 5Eh | REG2FBD | 7:0 | Default : 0x00 | Access : RO |
| (2FBDh) | TOTAL_32_30[15:8] | 7:0 | See description of '2FBCh'. | |
| 5Fh | REG2FBE | 7:0 | Default : 0x00 | Access: RO |
| (2FBEh) | TOTAL_32_31[7:0] | 7:0 | Histogram report section 32 | _31. |
| 5Fh | REG2FBF | 7:0 | Default : 0x00 | Access : RO |
| (2FBFh) | TOTAL_32_31[15.8] | 7:0 | See description of '2FBEh'. | |
| 60h ~ 60h | | 7:0 | Default : - | Access : - |
| (2FC0h ~ | | 7 | Reserved. | |
| 2FC1h) | | | | T |
| 61h (2FC2h) | REG2FC2 | 7:0 | Default : 0x00 | Access : RO |
| | MAIN_MAX_PIXEL_SAT[7:0] | 7:0 | Main window minimum pixe | |
| 61.h (2FC3h) | REG2FC3 | 7:0 | Default : 0x00 | Access : RO |
| | MAIN_MIN_PLXEL_SAT[7:0] | 7:0 | Main window maximum pix | |
| 62 <mark>h</mark> (2FC4h) | REG2FC4 | 7.0 | Default : 0x00 | Access : RO |
| | SUB MAX_PIXEL_SAT[7:0] | 7:0 | Sub window minimum pixel | |
| 62h (2FC5h) | REC2FC5 | 7:0 | Default : 0x00 | Access : RO |
| | SUB_MIN_PIXEL_SAT[7:0] | 7:0 | Sub window maximum pixe | |
| 63h ~ 7Dh | XV | 7:0 | Default : - | Access: - |
| (2FC6h ~ 2FFBh) | | - | Reserved. | |
| ZLLRU) | | | | |



OP1 TOP Register (Bank = 2F, Sub-Bank = 20)

| OP1_TO | P Register (Bank = 2F | , Sub-Ba | ank = 20) | |
|---------------------|-----------------------|----------|--|------------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interru 01: Register of IP1 Main Wi 02: Register of IP2 Main Wi 03: Register of IP1 Sub Win 04: Register of IP2 Sub Win 05: Register of OPM. 06: Register of DNR. 0A: Reserved. 0C: Register of SNR. 0F: Register of SVOP. 10: Register of VOP. 12: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. 20: Register of DLC. 21: Register of DLC. 22: Register of TDDI. 23: Register of PAFRC. 24: Register of PAFRC. | pt. ndow. ndow. |
| M | | | 26: Register of DMS. | |
| | | | 27 Register of ACE2. | |
| 2F20h) | REG2F20 | 7.0 | Default : 0x01 | Access : R/W |
| ZI ZUII) | PIP_DISABLE | | Disable PIP Function. | |
| | - | 6:3 | Reserved. | |
| | MWE_EN | 2 | Enable MWE function. | |
| | SW_SUB_EN | 1 | Enable sub window shown of | |
| | MAIN_EN | 0 | Enable main window shown | |
| LOh (25216) | REG2F21 | 7:0 | Default: 0x20 | Access : R/W |
| 2F21h) | - | 7 | Reserved. | |
| | FBL_HANDSHAKE_EN | 6 | Enable the handshake with | DNR in FBL mode. |
| | FBL_MASK_OVERLAP | 5 | Do not write overlapped por buffer. | rtion of FBL channel to line |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|-----|--|--------------------------------|
| | FBL_SEL | 4 | Select FBL source. b0: Source F2 is FBL. b1: Source F1 is FBL. | |
| | VBLANK_SUB | 3 | Fill the sub windows line buf | fer in vertical blanking. |
| | VBLANK_MAIN | 2 | Fill the main window's line but | uffer in vertical blanking |
| | F2_IS_SUB | 1 | Set main window display on | the foreground. |
| | MAIN_IS_TOP | 0 | Set second channel display in | n sub-window. |
| 11h | REG2F22 | 7:0 | Default: 0x70 | Access : R/W |
| (2F22h) | - | 7 | Reserved. | _ |
| | EXTRA_POS[2:0] | 6:4 | Enable extra request at spec [0] Enable at bottom & sessi [1] Enable at bottom A sessi [2] Enable at top session. | on. |
| | EXTRA_TH_LN[3:0] | 3:0 | | plapping when the jumping line |
| 11h | REG2F23 | 7:0 | Default 0x07 | Access : R/W |
| (2F23h) | EXTRA_EN | 1 | Enable extra request engine. | |
| | VBLANK_OVL | 6 | Doing the extra request in ve | ertical blanking. |
| | EXTRA_Y_HALF | 5 | Reduce the extra_y to half. | |
| | - | 4:3 | Reserved. | |
| | BO_LENGTH[2:0] | 2:0 | Select the length of extra recond ho: 16 pixel. | quest. |
| | WY, | | h1: 32 pixel. h2: 64 pixel. | |
| | | | 3: 128 pixel. | |
| | | | h4: (overlap length) / 8. | |
| | | | h5: (overlap length) / 4. | |
| X | | | h6: (overlap length) / 2. | |
| 401 | | | h7: (overlap length). | A D/W |
| 12h (2F24h) | REG2F24 | 7:0 | Default: 0x00 | Access : R/W |
| 12h | SCLB_BASE_F2[X_0] REG2F25 | 7:0 | The starting address of f2 sto | |
| 12n (2F25h) | REU2F23 | 7:0 | Default : 0x00 | Access : R/W |
| (=: ==:) | CCLD DACE 52511:01 | 7:4 | Reserved. | |
| | SCLB_BASE_F2[11:8] | 3:0 | See description of '2F24h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|--|--------------------------------------|
| (2F26h) | SCLB_BASE_F1[7:0] | 7:0 | The starting address of | f1 stored at line buffer. |
| 13h | REG2F27 | 7:0 | Default : 0x04 | Access : R/W |
| (2F27h) | - | 7:4 | Reserved. | |
| | SCLB_BASE_F1[11:8] | 3:0 | See description of '2F2 | 6h'. |
| 14h | REG2F28 | 7:0 | Default : 0x08 | Access : R/W |
| (2F28h) | HEXT_BA_RIGHT[7:0] | 7:0 | Extend the pixel of both | tom A session at the right side. |
| 14h | REG2F29 | 7:0 | Default: 0x08 | Access: R/W |
| (2F29h) | HEXT_BB_LEFT[7:0] | 7:0 | Extend the pixel of both | tom B session at the left side. |
| 15h | REG2F2A | 7:0 | Default : 0xFF | Access : R/W |
| (2F2Ah) | VLEN_F2[7:0] | 7.0 | Set the maximum requ | est lines for second channel. |
| 15h | REG2F2B | 7.0 | Default : 0x0F | Access : R/W |
| (2F2Bh) | - | 7.4 | Reserved. | |
| | VLEN_F2[11:8] | 3:0 | See description of '2F2 | Ah'. |
| 16h | REG2F2C | 7:0 | Default : 0xFF | Access R/W |
| (2F2Ch) | VLEN_F1[7:0] | 7.0 | Set the maximum requ | est lines for first channel. |
| 16h | REG2F2D | 7:0 | Default : 0x0F | Access : R/W |
| (2F2Dh) | _ | 7.4 | Reserved. | |
| | VLEN_F1[11:8] | 3:0 | See description of '2F2 | ch'. |
| 17h | REG2F2E | 7:0 | Default: 0x00 | Access : R/W |
| (2F2Eh) | EXT_SUB_BORDER[3:0] | 7:4 | Extend the specified lin | ie in sub window to insert additiona |
| | | | border. | |
| | EXT_MAIN_BORDER[3:0] | 3:0 | Extend the specified lin | e in main window to insert additiona |
| 17h | REG2F2F | 7:0 | Default : 0x02 | Access : R/W |
| (2F2Fh) | EXTRA_ADV_LINE[3:0] | 7:4 | Advance the specified I complement). | ines of extra end line (2's |
| | EXTRA_FETCH\LINE[3:0] | 3:0 | How many line will be f Minimum is 1. | fetched by extra request. |
| 18h | REG2F30 | 7:0 | Default : 0x00 | Access : R/W |
| (2F30h) | - | 7:1 | Reserved. | |
| | ATP_EN | 0 | Manual tune parameter | r. |
| 19h | REG2F32 | 7:0 | Default : 0x38 | Access : R/W |
| (2F32h) | - | 7 | Reserved. | <u> </u> |
| | SEL_DLY_INIT | 6 | Select init reference sig | gnal to clear delayed line counter. |



| Index | Mnemonic | Bit | Description | |
|----------------|----------------------------|----------------|--|----------|
| (Absolute) | | DIC | Description | |
| | | | 0: Vsync of SC_TOP. | |
| | | | 1: Delay one line of vfde. | |
| | SEL_DISP[1:0] | 5:4 | Select the trig point to start op1 engine. h0: Down_eq7. | |
| | | | h1: Down_eq8. | • |
| | | | h2: Down_eq9. | J |
| | | | h3: Delay lines set by disp_trig_dly. | |
| | SEL_ATP[1:0] | 3:2 | Select the source to trigger auto tune function. h0: Falling edge of vsync. | |
| | | | h1: Yearly raising edge of vsync. | |
| | | | h2. Delay line set by atp_trig_dly. | |
| | | • (| h3: Manual trig by set atp_en. | 4 |
| | SEL_SYNC[1:0] | 1.0 | Select the trig point for sync to initial engine. h0: Falling edge of vsync. | |
| | | | h1: Raising edge of vsync. | |
| | | | h2: Reserved. | |
| 1Ah | REG2F34 | 7:0 | h3: Reserved. Default: 0x03 Access: R/W | |
| (2F34h) | ATP_TRIG_DLY[7:0] | 7:0 | Default: 0x03 Access: R/W Generate train_trig_p from delayed line of vsync. | |
| 1Ah | REG2F35 | 7.0 | Default: 0x00 Access: R/W | |
| (2F35h) | - 1 | 7:4 | Reserved. | |
| | ATP_TRIG_DLY[11:8] | 3:0 | See description of '2F34h'. | |
| 1Bh | REG2F36 | 7:0 | Default: 0x05 Access: R/W | |
| (2F36h) | DISP_TRIG_DLY[7:0] | 7:0 | Generate disp_trig_p from delayed line of vsync. | |
| 1BI | REG2F37 | 7.0 | Default: 0x00 Access: R/W | |
| 2F 37h) | - | 7.4 | Reserved. | |
| | DISP_TRIG_DLY[11:8] | 3:0 | See description of '2F36h'. | |
| 1Ch (2F38h) | REG 2F38 | 7:0 | Default : 0x00 Access : R/W | |
| | HOFFSET_MAIN[7:0] | 7:0 | Offset main display window in right direction. | |
| 1Ch (2F39h) | REG2F39 | 7:0 | Default : 0x00 Access : R/W | |
| | HOFFSET_SUB[7.0] | 7:0 | Offset sub display window in right direction. | |
| 1Dh (2F3Ah) | REG2F3A | 7:0 | Default : 0x00 Access : R/W | |
| 1Dh | HOVERSCAN_F2[7:0] REG2F3B | 7:0 | Offset line buffer position of F2 in right direction. | |
| בטח (2F3Bh) | HOVERSCAN_F1[7:0] | 7:0 7:0 | Default: 0x00 Access: R/W Offset line buffer position of F1 in right direction. | |



| | P Register (Bank = 2F, | T | |
|------------------|------------------------|-----|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| 1Eh | REG2F3C | 7:0 | Default : 0x10 Access : R/W |
| (2F3Ch) | MIN_OVERLAP_TH[7:0] | 7:0 | Threshold of overlapped length. Extra_eq will be disabled when overlapped length less then this threshold. |
| 1Eh | REG2F3D | 7:0 | Default : 0x00 Access : R/V |
| (2F3Dh) | MIN_OVERLAP_CNT[7:0] | 7:0 | Stop count between two extra request. |
| 1Fh | REG2F3E | 7:0 | Default : 0xC2 Access : R/W |
| (2F3Eh) | SCLB_HALIGN[1:0] | 7:6 | Align the train result to specified pixel. h0: 2 pixel. h1: 4 pixel. h2: 8 pixel. h3: 16 pixel. |
| | DISP_START_MODE | 5 | Select the display line buffer start mode. 0: Start at advance 1 display line. 1: Start at falling edge of vsync_init. |
| | DISP_LB_MODE | 4 | Select the trig mode. 0: Line hase. 1: Fill line buffer. |
| | DISP_WSTOP_MODE[1:0] | 5.7 | Stop the write of display before full to avoid overflow. h0: Before 8 pixel. h1: Before 16 pixel. h2: Before 32 pixel. h3: Before 64 pixel. |
| | DISP_RLN_MODE(1:0) | 1:0 | Select the under_run value of display level. h0: Update by hsync (not optimum performance). h1: Update when session done(may error). h2: Update when line done(disp_trig_mode = 0). h3: Reserved. |
| 1Fh | REG2F3F | 7:0 | Default : 0x00 Access : R/W |
| (2F3Fh) | - 40 | 7:4 | Reserved. |
| | DISP_UNDER_MODE | 3 | Select the under_run value of display level. 0: 16'h0000. 1: 16'hffff. |
| | DISP_PAT_EN | 2 | Enable internal pattern of op1_disp. |
| | DISP_LB_WEZ | 1 | Disable wen of display line buffer. |
| | DISP_TRIG_MODE | 0 | Select the trig mode. 0: Trigged by self_counter. |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|------------------------|------------------------|-----|--|---------------------------------|--|
| | | | 1: Trigged by op2. | | |
| 20h | REG2F40 | 7:0 | Default : 0xFF | Access : R/W | |
| (2F40h) | DISP_LB_FULL_LVL[7:0] | 7:0 | Set the maximum depth of d | lisplay line buffer | |
| 20h | REG2F41 | 7:0 | Default : 0x07 | Access : R/W | |
| (2F41h) | DISP_LB_FULL_LVL[15:8] | 7:0 | See description of '2F40h'. | X C | |
| 30h | REG2F60 | 7:0 | Default 10x00 | Access : R/W | |
| (2F60h) | - | 7:3 | Reserved. | | |
| | FLAG_BB_ADR_INI | 2 | Status of cnt_bb_adr_ini, wr | ite 1 to switch back to | |
| | | | nardware | . 5 | |
| | | | no: Calculated by hardware h1: Written by software. | | |
| | FLAG_BO_END_LN | | | e 1 to switch back to hardware | |
| | I LAG_DO_LIND_LIN | 1 | h0: Calculated by hardware. | e i to switch back to flatowale | |
| | | | ha: Written by software. | | |
| | - | 0 | Reserved. | | |
| 31h | REG2F62 | 7.0 | Default 0x00 | Access : R/W | |
| (2F62h) | SW_BO_END_LN[7:0] | 7:0 | Software mode to set the lin | _base_bot for extra request. | |
| 31h | REG2F63 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F63h) | - | 7:4 | Reserved. | | |
| | SW_BO_END_LN[11:8] | 3:0 | See description of '2F62h'. | | |
| 32h | REG2F64 | 7:0 | Default: 0x00 | Access : R/W | |
| (2F64h) | SW_BB_ADR_INI[7:0] | 7:0 | Software mode to set the cn | t_bb_adr_ini. | |
| 32h | REG2F65 | 7:0 | Default : 0x00 | Access : R/W | |
| (2 <mark>F</mark> 65h) | - | 7:4 | Reserved. | | |
| | SW_BB_ADR_INI[11:8] | 3.0 | See description of '2F64h'. | . | |
| 40h 📞 🚺 | REG2F80 | 7:0 | Default : 0x00 | Access : RO | |
| (2F80h) | | 7:1 | Reserved. | | |
| | DISPLAY_UNDERRUN | 0 | Indicate that the display line buffer is underrun in previou | | |
| | | | frame. | T | |
| 41h | REG2F82 | 7:0 | Default : 0x00 | Access : RO | |
| (2F82h) | DISPLAY_FIRST_LN[7:0] | 7:0 | Indicate the display line cnt | | |
| 41h | REG2F83 | 7:0 | Default : 0x00 | Access : RO | |
| (2F83h) | - | 7:4 | Reserved. | | |
| | DISPLAY_FIRST_LN[11:8] | 3:0 | See description of '2F82h'. | | |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|-----------------------|-----|-------------------------------------|-----------------------------|
| 42h | REG2F84 | 7:0 | Default : 0x00 | Access : RO |
| (2F84h) | MIN_DISP_LINE[7:0] | 7:0 | Indicate the display line croccure. | nt of minimum display level |
| 12h | REG2F85 | 7:0 | Default : 0x00 | Access : RO |
| (2F85h) | - | 7:4 | Reserved. | |
| | MIN_DISP_LINE[11:8] | 3:0 | See description of '2F84h'. | |
| 13h | REG2F86 | 7:0 | Default: 0x00 | Access : RO |
| 2F86h) | MIN_DISP_CNT[7:0] | 7:0 | Indicate the minimum disp | lay level. |
| l3h | REG2F87 | 7:0 | pefault 0x00 | Access : RO |
| 2F87h) | MIN_DISP_CNT[15:8] | 7:0 | See description of '2F86h'. | * |
| 14h | REG2F88 | 7:0 | Default : 0x00 | Access : RO |
| (2F88h) | MAX_DISP_CNT[7:0] | 7:0 | Indicate the maximum disp | olay level. |
| l4h | REG2F89 | 7:0 | Default 0x00 | Access : RO |
| 2F89h) | MAX_DISP_CNT[15:8] | 7:0 | See description of '2F88h'. | |
| 50h | REG2FA0 | 7:0 | Default 0x00 | Access : RO |
| 2FA0h) | SCLB_TF_ADR_INI[7:0] | 7:0 | Read SCLB_TF_ADR_INI. | |
| 50h | REG2FA1 | 7:0 | Default : 0x00 | Access : RO |
| 2FA1h) | | 7.4 | Reserved. | · |
| | SCLB_TF_ADR_INI[11/8] | 3:0 | See description of '2FA0h'. | |
| 51h | REG2FA2 | 7:0 | Default : 0x00 | Access : RO |
| 2FA2h) | SCLB_BA ADR INI[7:0] | 7:0 | Read SCLB_BA_ADR_INI. | |
| 51h | REG2FA3 | 7:0 | Default : 0x00 | Access : RO |
| (2FA3h) | - 1 | 7:4 | Reserved. | |
| | SCL BA_ADR_INI[11:8] | 3:0 | See description of '2FA2h'. | |
| 52h 🥢 | REG2FA4 | 7:0 | Default : 0x00 | Access : RO |
| 2FA4h) | SCLB_BB_ADR_INI[7:0] | 7:0 | Read SCLB_BB_ADR_INI. | |
| 52h | REG2FA5 | 7:0 | Default : 0x00 | Access : RO |
| 2FA5h) | - | 7:4 | Reserved. | <u> </u> |
| | SCLB_BB_ADR_INI[11:8] | 3:0 | See description of '2FA4h'. | |
| 3h | REG2FA6 | 7:0 | Default : 0x00 | Access : RO |
| 2FA6h) | SCLB_BO_ADR_INI[7:0] | 7:0 | Read SCLB_BO_ADR_INI. | l |
| 53h | REG2FA7 | 7:0 | Default : 0x00 | Access : RO |
| (2FA7h) | _ | 7:4 | Reserved. | |



| OP1_TO | P Register (Bank = 2F, | Sub-Ba | ank = 20) | |
|---------------------|------------------------|--------|----------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | SCLB_BO_ADR_INI[11:8] | 3:0 | See description of '2FA6h' | |
| 54h | REG2FA8 | 7:0 | Default : 0x00 | Access : RO |
| (2FA8h) | SCLB_TF_LEN[7:0] | 7:0 | Read SCLB_TF_LEN | • |
| 54h | REG2FA9 | 7:0 | Default : 0x00 | Access : RO |
| (2FA9h) | - | 7:4 | Reserved. | , XO, |
| | SCLB_TF_LEN[11:8] | 3:0 | See description of '2FA8h' | |
| 55h | REG2FAA | 7:0 | Default: 0x00 | Access: RO |
| (2FAAh) | SCLB_BF_LEN[7:0] | 7:0 | Read SCLB_BF_LEN. | |
| 55h | REG2FAB | 7:0 | Default: 0x00 | Access : RO |
| (2FABh) | - | 7.4 | Reserved. | , , , , |
| | SCLB_BF_LEN[11:8] | 3:0 | See description of '2FAAh' | |
| 56h | REG2FAC | 7.0 | Default : 0x00 | Access: RO |
| 2FACh) | SCLB_BA_LEN[7:0] | 7:0 | Read SCLB_BA_LEN. | |
| (2FADh) | REG2FAD | 7:0 | Default : 0x00 | Access RO |
| | | 7.4 | Reserved | |
| | SCLB_BA_LEN[11:8] | 3:0 | See description of '2FACh' | |
| 57h | REG2FAE | 7.0 | Default : 0x00 | Access : RO |
| 2FAEh) | SCLB_BB_LEN[7:0] | 7:0 | Read SCLB_BB_LEN. | |
| 57h | REG2FAF | 7:0 | Default: 0x00 | Access : RO |
| 2FAFI | | 7:4 | Reserved. | |
| | SCLB_BB_LFN(1,1/8) | 3:0 | See description of '2FAEh' | |
| i8h | REG2FB0 | 7:0 | Default : 0x00 | Access : RO |
| 2 F B0h) | FETCH_NUM_F1A[7:0] | 7:0 | Read FETCH_NUM_F1A. | |
| 8h | REG2FB1 | 7:0 | Default : 0x00 | Access : RO |
| 2FB1h) | - | 7:4 | Reserved. | L |
| X | FETCH_NUM_F1A[11:8] | 3:0 | See description of '2FB0h' | |
| 59h | REG2FB2 | 7:0 | Default : 0x00 | Access : RO |
| 2FB2h) | FETCH_NUM_F1B[7:0] | 7:0 | Read FETCH_NUM_F1B. | l |
| 59h | REG2FB3 | 7:0 | Default : 0x00 | Access : RO |
| (2FB3h) | - | 7:4 | Reserved. | |
| | FETCH_NUM_F1B[11:8] | 3:0 | See description of '2FB2h' | |
| 5Ah | REG2FB4 | 7:0 | Default : 0x00 | Access : RO |
| (2FB4h) | FETCH_NUM_F2A[7:0] | 7:0 | Read FETCH_NUM_F2A. | L |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|-----------------------------|-------------|
| 5Ah | REG2FB5 | 7:0 | Default : 0x00 | Access : RO |
| (2FB5h) | - | 7:4 | Reserved. | , |
| | FETCH_NUM_F2A[11:8] | 3:0 | See description of '2FB4h'. | • |
| 5Bh | REG2FB6 | 7:0 | Default : 0x00 | Access : RO |
| (2FB6h) | FETCH_NUM_F2B[7:0] | 7:0 | Read FETCH_NUM_F2B. | XU |
| 5Bh | REG2FB7 | 7:0 | Default 10x00 | Access : RO |
| (2FB7h) | - | 7:4 | Reserved. | |
| | FETCH_NUM_F2B[11:8] | 3:0 | See description of '2FB6h'. | |
| 5Ch | REG2FB8 | 7:0 | Default: 0x00 | Access : RO |
| (2FB8h) | FETCH_OFFSET_B[7:0] | 7.0 | Read FETCH_OFFSET_B. | * |
| 5Ch | REG2FB9 | 7.0 | Default : 0x00 | Access : RO |
| (2FB9h) | - | 7.4 | Reserved. | |
| | FETCH_OFFSET_B[11:8] | 3:0 | See description of '2FB8h'. | |
| 5Dh | REG2FBA | 7:0 | Default : 0x00 | Access RO |
| (2FBAh) | BO_LENGTH_RD[7:0] | 7.0 | Read bo length. | |
| 5Dh | REG2FBB | 7:0 | Default : 0x00 | Access : RO |
| (2FBBh) | _ | 7.4 | Reserved. | |
| | BO_LENGTH_RD[11:8] | 3:0 | See description of '2FBAh'. | |
| 5Eh | REG2FBC | 7:0 | Default: 0x00 | Access : RO |
| (2FBCh) | BO_START_LN[7.0] | 7:0 | Read BO_START_LN. | T |
| Eh | REG2FB0 | 7:0 | Default : 0x00 | Access : RO |
| (2FBDh) | - | 7:4 | Reserved. | |
| | BO_START_LN 11:8] | 3:0 | See description of '2FBCh'. | |
| Fh | REG2FBE | 7:0 | Default : 0x00 | Access : RO |
| (2FBEh) | BO_END_LN[7:0] | 7:0 | Read BO_END_LN. | |
| iFh | REG2FBF | 7:0 | Default : 0x00 | Access : RO |
| 2FBFh) | - | 7:4 | Reserved. | |
| | BO_END_LN[11.8] | 3:0 | See description of '2FBEh'. | |
| 50h | REG2FC0 | 7:0 | Default : 0x00 | Access : RO |
| 2FC0h) | DISP_TF_ADR_INI[7:0] | 7:0 | Read DISP_TF_ADR_INI. | <u> </u> |
| 50h | REG2FC1 | 7:0 | Default : 0x00 | Access : RO |
| (2FC1h) | - | 7:4 | Reserved. | |
| | DISP_TF_ADR_INI[11:8] | 3:0 | See description of '2FC0h'. | |



| OP1_TO | P Register (Bank = 2F, | Sub-Ba | ank = 20) | |
|---------------------|------------------------|--------|-----------------------------|-------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 61h | REG2FC2 | 7:0 | Default : 0x00 | Access : RO |
| (2FC2h) | DISP_BA_ADR_INI[7:0] | 7:0 | Read DISP_BA_ADR_INI. | |
| 61h | REG2FC3 | 7:0 | Default : 0x00 | Access : RO |
| (2FC3h) | - | 7:4 | Reserved. | A • |
| | DISP_BA_ADR_INI[11:8] | 3:0 | See description of '2FC2h'. | <u> XU</u> |
| 62h | REG2FC4 | 7:0 | Default : 0x00 | Access : RO |
| (2FC4h) | DISP_BB_ADR_INI[7:0] | 7:0 | Read DISP_BB_ADR_INI. | |
| 62h | REG2FC5 | 7:0 | Default: 0x00 | Access : RO |
| (2FC5h) | - | 7:4 | Reserved. | |
| | DISP_BB_ADR_INI[11:8] | 3.0 | See description of '2FC4h'. | |
| 63h | REG2FC6 | 7.0 | Default : 0x00 | Access : RO |
| (2FC6h) | DISP_TF_LEN[7:0] | 7.0 | Read DISP_TF_LEN | |
| 63h | REG2FC7 | 7:0 | Default : 0x00 | Access : RO |
| (2FC7h) | - | 7:4 | Reserved. | |
| | DISP_TF_LEN[11.8] | 3:0 | See description of '2FC6h'. | |
| 64h | REG2FC8 | 7:0 | Default : 0x00 | Access : RO |
| (2FC8h) | DISP_BF_LEN[7:0] | 7:0 | Read DISP_BF_LEN. | |
| 64h | REG2FC9 | 7:0 | Default : 0x00 | Access : RO |
| (2FC9h) | - | 7:4 | Reserved | |
| _ // | DISP_BF_LEN[11:8] | 3:0 | See description of '2FC8h'. | |
| 65h | REG2FCA | 7:0 | Default : 0x00 | Access : RO |
| (2FCAh) | DISP_BA_LEN[7:0] | 7:0 | Read DISP_BA_LEN. | |
| 65h | REG2FCB | 7:0 | Default : 0x00 | Access : RO |
| (2FCBh) | - | 7.4 | Reserved. | • |
| C. | DISP_BA_LEN[11:8] | 3:0 | See description of '2FCAh'. | |
| 66h | REG2FCC | 7:0 | Default : 0x00 | Access : RO |
| (2FCCh) | DISP_BB_LEN[7:0] | 7:0 | Read DISP_BB_LEN. | |
| 66h | REG2FCD | 7:0 | Default : 0x00 | Access : RO |
| (2FCDh) | - | 7:4 | Reserved. | |
| | DISP_BB_LEN[11:8] | 3:0 | See description of '2FCCh'. | |
| 67h | REG2FCE | 7:0 | Default : 0x00 | Access : RO |
| (2FCEh) | HSPR_BB_ADR_INI[7:0] | 7:0 | Read HSPR_BB_ADR_INI. | • |
| 67h | REG2FCF | 7:0 | Default : 0x00 | Access : RO |



| OP1_TOP | OP1_TOP Register (Bank = 2F, Sub-Bank = 20) | | | | | |
|---------------------|---|-----|-----------------------------|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2FCFh) | - | 7:4 | Reserved. | | | |
| | HSPR_BB_ADR_INI[11:8] | 3:0 | See description of '2FCEh'. | | | |





ELA Register (Bank = 2F, Sub-Bank = 21)

| ELA Regis | ster (Bank = 2F, Sub-Ba | ank = | 21) | |
|---------------------|-------------------------|-------|--|--------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup: 01: Register of IP1 Main Wind 02: Register of IP2 Main Wind 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 07: Register of SNR. 10: Register of SCMI. 11: Register of SCMI. 12: Register of PEAKING. 14: Register of DLC. 26: Register of DLC. 27: Register of DLC. 28: Register of IDDI. 29: Register of IDDI. 21: Register of PAFRC. 24: Register of PAFRC. 25: Register of XYYCC. | t. dow. dow. |
| | | | 26: Register of DMS. | |
| | XX , | | 27 Register of ACE2. | <u> </u> |
| 10 | REG2F20 | 7.0 | Default : 0x02 | Access : R/W |
| (2F20h) | EODI_EN_F2 | 0 | Reserved. F2 window EODi enable. 1: Enable. 0: Disable. | |
| 40h | REG2F80 | 7:0 | Default : 0x02 | Access : R/W |
| (2F80h) | - | 7:1 | Reserved. | |
| | EODI_EN_F1 | 0 | F1 window EODi enable. 1: Enable. 0: Disable. | |
| 7Fh ~ 7Fh | - | 7:0 | Default : - | Access : - |



| ELA Regi s | ELA Register (Bank = 2F, Sub-Bank = 21) | | | | | |
|---------------------|---|-----|-------------|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (2FFEh ~ 2FFFh) | - | ı | Reserved. | | | |





TDDI Register (Bank = 2F, Sub-Bank = 22)

| | gister (Bank = 2F, Sub-Bank = | | 22) | | |
|---------------------|-------------------------------|-----|---|------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Viain Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 0A Reserved. 0C: Register of SNR. 0F: Register of S_VOP. 10: Register of S_VOP. 10: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. 20: Register of OP1_TOP. 21: Register of ELA. 22: Register of FDDI. 23: Register of PAFRC. 24: Register of AVYCC. 26: Register of DMS. 27: Register of ACE2. | | |
| 01 | REG2F02 | 7:0 | Default : 0x04 | Access : R/W | |
| (2F02h) | RATIO_DIV_YCSEP_F2 | 7 | Main window ratio divide Y/ | C separate. | |
| | | 6:3 | Reserved. | | |
| X | RATIO_DIV_MD_C_ 2[2:0] | 2:0 | Main window ratio divide me | ode when Y/C separate. | |
| 01h | REG2F03 | 7:0 | Default : 0x14 | Access : R/W | |
| (2F03h) | - | 7:6 | Reserved. | | |
| | RATIO_DIV_MD_F2[2:0] | 5:3 | Main window ratio divide me | ode. | |
| | RATIO_MD_F2[2:0] | 2:0 | 0 Main window ratio filter mode. | | |
| 02h | REG2F04 | 7:0 | Default : 0x80 | Access : R/W | |



| Tuelou | Mnomonic | P.1 | Decement | |
|---------------------|-------------------------|-----|----------------------------|-------------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| (2F04h) | RATIO_C_INDEP_F2 | 7 | Main window C ratio inc | dependent mode. |
| | | | 0: Disable C ratio filter. | |
| | | | 1: Enable C ratio filter. | |
| | RSV_02_2_F2[2:0] | 6:4 | Reserved. | |
| | RATIO_C_MIN_F2[3:0] | 3:0 | Main window C minimu | m ratio in independent mode. |
|)2h | REG2F05 | 7:0 | Default: 0x02 | Access : R/W |
| 2F05h) | RSV_02_0_F2[2:0] | 7:5 | Reserved | |
| | - | 4 | Reserved. | |
| | RSV_02_1_F2[1:0] | 3:2 | Reserved. | _ |
| | RATIO_C_YMAX_SEL_F2 | | Main window C ratio tal | es Yratio mode. |
| | | | 0: Select Y ratio before | |
| | | | 1: Select Y ratio after S | ST. |
| | RATIO_C_YMAX_DIS_F2 | 0 | Main window C ratio tal | kes Y ratio mode disable. |
| | | | 0: Enable. | |
| | | | 1: Disable. | |
| H | REG2F10 | 7:0 | Default: 0x00 | Access : R/W |
| | PRE_MOT_FILTER_EN_F2 | 7 | Main Window LPF enab | e of DNR motion calculation. |
| | | 6 | Reserved. | |
| | PRE_MOT_OFFSET_F2[5:0] | 5:0 | Main Window pre-memo | ory motion offset for motion |
| | | | calculation. | • |
|)8h | REG2F11 | 7:0 | Default: 0x08 | Access : R/W |
| 2F11h) | | 7.4 | Reserved. | |
| 12 | PRE_MOT_GAIN_F2[3:0] | 3:0 | Main Window pre-memo | ory motion gain for motion |
| " | | | calculation. | , 3 |
| 9h | REG2F12 | 750 | Default : 0x00 | Access : R/W |
| 2F12h) | | 7:6 | Reserved. | · |
| | POST_MOT_OFFSET_F2[5:0] | 5:0 | Main Window post-men | nory motion offset for motion |
| | | | calculation. | · |
| 9h | REG2F13 | 7:0 | Default : 0x88 | Access : R/W |
| 2F13h) | POST_MOT_CGAIN_F2[3:0] | 7:4 | Main Window post-men | nory motion gain for Y motion |
| | | | calculation. | |
| | POST_MOT_YGAIN_F2[3:0] | 3:0 | Main Window post-men | nory motion gain for C motion |
| | | | calculation. | |
|)Ah | REG2F14 | 7:0 | Default : 0x86 | Access : R/W |



| Index (Absolute) | Mnemonic) | Bit | Description | |
|---------------------|---------------------------|-----|--|--|
| (2F14h) | POST_MOT_YMAX_EN_F2 | 7 | Main Window pre-/post-memory Y motion maximum enable. | |
| | - | 6:3 | Reserved. | |
| | HIS_WT_F2[2:0] | 2:0 | Main Window history weighting. | |
| Ah | REG2F15 | 7:0 | Default : 0x14 Access R/W | |
| 2F15h) | HIS_FILTER_MODE_F2 | 7 | Main Window history filter mode. | |
| | - | 6:4 | Reserved. | |
| | HIS_RATIO_OFFSET_F2[3:0] | 3:0 | Main Window history ratio offset. | |
| Ch | REG2F18 | 7:0 | Default: 0x07 Access: R/W | |
| 2F18h) | RSV_STAT_0_F2[1:0] | 7:6 | Reserved. | |
| | STAT_INC_MODE_F2 | 5 | Main window atio statistics: Ratio incremental mode | |
| | STAT_SEL_C_F2 | 4 | Main window atio statistics: Ratio selection. | |
| | STAT_CORE_F2[3:0] | 3:0 | Main window ratio statistics: Coring threshold. | |
| Dh | REG2F1A | 7:0 | Default: 0x00 Access: RO | |
| | MOTION_STATUS_F2[7:0] | 7.0 | Main window ratio statistics: Motion status. | |
| DDh | REG2F1B | 7:0 | Default : 0x00 Access : RO | |
| 2F1Bh) | MOTION_STATUS_F2[15:8] | 7:0 | See description of '251Ah'. | |
| Eh | REG2F1C | 7:0 | Default : 0x00 Access : RO | |
| 2F1Ch) | MOTION_STATUS_F2[23:16] | 7:0 | See description of '2F1Ah'. | |
| 0h | REG2F20 | 7:0 | Default 0x4A Access : R/W | |
| 2F20h) | ADAPT_MED_EN_F2 | 7 | Main window adaptive DFK enable. | |
| | WEGT_MED_EN_F2 | 6 | Main window weighted DFK enable. | |
| | RSV_MED_0_F2 | 5 | Reserved. | |
| | MED_MANUAL_EN_F2 | 4 | Main window DFK manual mode enable. | |
| | MED_MANUAL_WEIGHT_F2[3:0] | 3:0 | Main window DFK manual weighting. | |
| .1h | REG2F22 | 7:0 | Default : 0x08 Access : R/W | |
| 2F22h) | Y X V | 7:5 | Reserved. | |
| | MED_LF_BEGIN_F2[4:0] | 4:0 | Main window weighted DFK low-frequency begin. | |
| 1 h | REG2F23 | 7:0 | Default : 0x04 Access : R/W | |
| 2F23h) | - | 7:4 | Reserved. | |
| | MED_LF_SLOPE_F2[3:0] | 3:0 | Main window weighted DFK low-frequency slope adjustment. | |
| L 2 h | REG2F24 | 7:0 | Default : 0x14 Access : R/W | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|-----|---|----------------------------|
| (2F24h) | - | 7:5 | Reserved. | |
| | MED_HF_BEGIN_F2[4:0] | 4:0 | Main window weighted DFK | high-frequency begin. |
| 12h | REG2F25 | 7:0 | Default : 0x04 | Access : R/W |
| (2F25h) | - | 7:4 | Reserved. | • |
| | MED_HF_SLOPE_F2[3:0] | 3:0 | Main window weighted DFK adjustment | high-frequency slope |
| 13h | REG2F26 | 7:0 | Default : 0x30 | Access : R/W |
| (2F26h) | - | 7:6 | Reserved. | |
| | MED_MOT_TH_F2[5:0] | 5:0 | Main window adaptive DFK | motion threshold. |
| 18h | REG2F30 | 7:0 | Default : 0x13 | Access : R/W |
| (2F30h) | SST_EN_F2 | 7 | Main window 651 enable. | |
| | FILM_SST_EN_F2 | 6 | Main window enable SST in | film mode. |
| | RSV_SST_0_F2 | 5 | Reserved. | |
| | SST_MOTION_LPF_EN_F2 | 4 | Main window SST low-pass | on motion enable. |
| | SST_MOTION_TH_F2[3:0] | 3:0 | Main window SST motion th | nreshold. |
| 18h | REG2F31 | 7:0 | Default : 0x27 | Access: R/W |
| (2F31h) | RSV_SST_1_F2[1:0] | 7:6 | Reserved. | |
| | SST_ERODE_MODE_F2[1:0] | 5.4 | Main window SST motion a | rea erosion mode. |
| | RSV_SST_2_F2 | 3 | Reserved. | |
| | SST_DILATE_MODE_F2[2:0] | 2:0 | Main window SST motion a | rea dilation mode. |
| 19h | REG2F32 | 7.0 | Default : 0xDF | Access : R/W |
| (2F32h) | SST_POSTLPF_EN_F2 | 7 | Main window SST post-LPF | enable. |
| | SST_POSTLPF_MAX_F2 | 6 | Main window SST post-LPF | |
| | SST_DYNAMIC_CORE_TH_F2[5:0 | - | Main window SST dynamic | |
| 19h | REG2F33 | 7:0 | Default : 0x85 | Access : R/W |
| (2F33h) | SST_DYNAMIC_SGAIN F2[3:0] | 7:4 | Main window SST dynamic gain. | motion spatial difference |
| | SST_DYNAMIC_TGAIN_F2[3:0] | 3:0 | Main window SST dynamic gain. | motion temporal difference |
| 1Ah | REG2F34 | 7:0 | Default : 0x00 | Access : R/W |
| (2F34h) | RSV_SST_3_F2[1:0] | 7:6 | Reserved. | |
| | SST_STATIC_CORE_TH_F2[5:0] | 5:0 | Main window SST static motion coring threshold. | |
| 1Ah | REG2F35 | 7:0 | Default : 0x22 | Access : R/W |



| TDDI Reg | gister (Bank = 2F, Sub-Ba | nk = 2 | 22) | |
|---------------------|---------------------------|--------|--|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F35h) | SST_STATIC_SGAIN_F2[3:0] | 7:4 | Main window SST static mo | otion spatial difference gain. |
| | SST_STATIC_TGAIN_F2[3:0] | 3:0 | Main window SST static mo | tion temporal difference gain |
| 1Bh | REG2F36 | 7:0 | Default: 0x00 | Access : R/W |
| (2F36h) | RSV_SST_4_F2[7:0] | 7:0 | Reserved. | * |
| 31h | REG2F62 | 7:0 | Default: 0x04 | Access R/W |
| (2F62h) | RATIO_DIV_YCSEP_F1 | 7 | Sub window ratio divide Y/ | C separate. |
| | - | 6:3 | Reserved. | |
| | RATIO_DIV_MD_C_F1[2:0] | 2:0 | Sub window ratio divide mo | ode when Y/C separate. |
| 31h | REG2F63 | 7:0 | Default : 0x14 | Access : R/W |
| (2F63h) | - | 7:6 | Reserved. | |
| | RATIO_DIV_MD_F1[2:0] | 5:3 | Sub window ratio divide mo | ode. |
| | RATIO_MD_F1[2:0] | 2:0 | Sub window ratio filter mod | de. |
| 32h | REG2F64 | 7:0 | Default: 0x80 | Access : R/W |
| (2F64h) | RATIO_C_INDEP_FI | 7 | Sub window C ratio indepe 0. Disable C ratio filter. 1: Enable C ratio filter. | ndent mode. |
| | RSV_02_2_F1[2,0] | 6:4 | Reserved. | |
| | RATIO_C_MIN_F1[3:0] | 3.0 | Sub window Cominimum ra | tio in independent mode. |
| 32h | REG2 65 | 7:0 | Default : 0x02 | Access : R/W |
| (2F65h) | RSV_02_0_F1[2:0] | 7:5 | Reserved | |
| | | 4 | Reserved. | |
| | RSV_02_1_F1/1:0] | 3.2 | Reserved. | |
| | RATIO_C_YMAX_SEL_F1 | | Sub window C ratio takes Y | |
| | | | 0: Select Y ratio before SST | Г. |
| 6 | RATID_C_YMAX_DIS_E1 | 0 | 1: Select Y ratio after SST. Sub window C ratio takes Y | ′ ratio mode disable. |
| | ×0, | | 0: Enable. 1: Disable. | |
| 38h | REG2F70 | 7:0 | Default : 0x03 | Access : R/W |
| (2F70h) | PRE_MOT_FILTER_EN_F1 | 7 | Sub Window LPF enable of | DNR motion calculation. |
| | - | 6 | Reserved. | |
| | PRE_MOT_OFFSET_F1[5:0] | 5:0 | Sub Window pre-memory n | notion offset for motion |
| 38h | REG2F71 | 7:0 | Default : 0x08 | Access : R/W |



| Tudov | Mnomonic | D! | Decemention | |
|---------------------|--------------------------|------------|--------------------------------------|--------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| (2F71h) | - | 7:4 | Reserved. | |
| | PRE_MOT_GAIN_F1[3:0] | 3:0 | Sub Window pre-memory n calculation. | notion gain for motion |
| 89h | REG2F72 | 7:0 | Default : 0x03 | Access : R/W |
| 2F72h) | - | 7:6 | Reserved. | |
| | POST_MOT_OFFSET_F1[5:0] | 5:0 | Sub Window post-memory calculation | motion offset for motion |
| 9h | REG2F73 | 7:0 | Default: 0x88 | Access: R/W |
| 2F73h) | POST_MOT_CGAIN_F1[3:0] | 7:4 | Sub Window post-memory calculation. | motion gain for Y motion |
| | POST_MOT_YGAIN_F1[3:0] | 3.1 | Sub Window post-memo y calculation. | motion gain for C motion |
| BAh | REG2F74 | 7:0 | Default : 0x86 | Access : R/W |
| 2F74h) | POST_MOT_YMAX_EN_F1 | 7 | Sub Window pre-/post-mer enable. | nory Y motion maximum |
| | - HIS_WI_F1[2:0] | 6:3 2:0 | Reserved. Sub Window history weight | ing. |
| BAh | REG2F75 | 7.0 | Default: 0x04 | Access: R/W |
| 2F75h) | HIS_FILTER_MODE_FI | 7 | Sub Window history filter m | node. |
| | | 6:4 | Reserved. | |
| | HIS_RATIO_OFFSET_F1[3:0] | 3:0 | Sub Window history ratio o | ffset. |
| Ch | REG2F78 | 7:0 | Default : 0x07 | Access : R/W |
| 2F78h) | RSV_STAT_0_F1[1.0] | 7:6 | Reserved. | |
| | STAT_INC_MODE_F1 | 5 | Sub window ratio statistics: | Ratio incremental mode. |
| | STAT_SEL_C_F1 | 4 | Sub window ratio statistics: | Ratio selection. |
| | STAT_CORE_F1[3:0] | 3:0 | Sub window ratio statistics: | Coring threshold. |
| Dh 🔨 | REG2F7A | 7:0 | Default : 0x00 | Access : RO |
| 2F7Ah) | MOTION_STATUS_F1[7:0] | 7:0 | Sub window ratio statistics: | Motion status. |
| Dh | REG2F7B | 7:0 | Default : 0x00 | Access : RO |
| 2F7Bh) | MOTION_STATUS_F1[15:8] | 7:0 | See description of '2F7Ah'. | |
| Eh | REG2F7C | 7:0 | Default : 0x00 | Access : RO |
| 2F7Ch) | MOTION_STATUS_F1[23:16] | 7:0 | See description of '2F7Ah'. | |
| 0h | REG2F80 | 7:0 | Default : 0x4A | Access : R/W |
| (2F80h) | ADAPT_MED_EN_F1 | 7 | Sub window adaptive DFK | enable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|----------------------|---------------------------|-----|-------------------------------------|----------------------|
| | WEGT_MED_EN_F1 | 6 | Sub window weighted DFK | enable. |
| | RSV_MED_0_F1 | 5 | Reserved. | |
| | MED_MANUAL_EN_F1 | 4 | Sub window DFK manual n | node enable. |
| | MED_MANUAL_WEIGHT_F1[3:0] | 3:0 | Sub window DFK manual w | veighting. |
| l1h | REG2F82 | 7:0 | Default: 0x08 | Access R/W |
| 2F82h) | - | 7:5 | Reserved. | |
| | MED_LF_BEGIN_F1[4:0] | 4:0 | Sub window weighted DFK | low-frequency begin. |
| 1 1 h | REG2F83 | 7:0 | Default : 0x04 | Access : R/W |
| 2F83h) | - | 7: | Reserved. | |
| | MED_LF_SLOPE_F1[3:0] | 3:0 | Sub window weighted DFK | low-frequency slope |
| | | U | adjustment. | |
| 12h (2F84h) | REG2F84 | 7:0 | Default : 0x14 | Access : R/W |
| 2F0 4 II) | - | 7:5 | Reserved. | |
| | MED_HF_BEGIN_F1[4:0] | 4:0 | Sub window weighted DFK | |
| l2h 2F85h) | REG2F85 | 7:0 | Default: 0x04 | Access : R/W |
| 21 6511) | - | 7:4 | Reserved. | |
| | MED_HF_SLOPE_F1[3:0] | 3.0 | Sub window weighted DFK adjustment. | high-frequency slope |
| I3h | REG2F86 | 7:0 | Default : 0x30 | Access : R/W |
| 2F86h) | X/ | 7:6 | Reserved | Access 1 Ry 11 |
| | MED_MOT_TH_51[5:0] | 5:0 | Sub window adaptive DFK | motion threshold. |
| 18h | REG2F90 | | Default : 0x13 | Access : R/W |
| 2 1 90h) | SST_EN_F1 | | Sub window SST enable. | , |
| | FILM SST_EN_F1 | 6 | Sub window enable SST in | film mode. |
| | RSV_SST_0_F1 | 5 | Reserved. | |
| 8 | SST_MOTION_LPF_EN_F1 | 4 | Sub window SST low-pass | on motion enable. |
| | SST_MOTION_T/I_T1(3:0) | 3:0 | Sub window SST motion th | |
| 8h | REG2F91 | 7:0 | Default : 0x27 | Access : R/W |
| 2F91h) | RSV_SST_1_F1[1:0] | 7:6 | Reserved. | |
| | SST_ERODE_MODE_F1[1:0] | 5:4 | Sub window SST motion ar | rea erosion mode. |
| | RSV_SST_2_F1 | 3 | Reserved. | |
| | SST_DILATE_MODE_F1[2:0] | 2:0 | Sub window SST motion ar | ea dilation mode. |
| 49h | REG2F92 | 7:0 | Default : 0xDF | Access : R/W |



| TDDI Reg | jister (Bank = 2F, Sub-Ban | k = 2 | 22) |
|---------------------|-----------------------------|-------|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| (2F92h) | SST_POSTLPF_EN_F1 | 7 | Sub window SST post-LPF enable. |
| | SST_POSTLPF_MAX_F1 | 6 | Sub window SST post-LPF maximum function enable. |
| | SST_DYNAMIC_CORE_TH_F1[5:0] | 5:0 | Sub window SST dynamic motion coring threshold. |
| 49h | REG2F93 | 7:0 | Default: 0x85 Access: R/W |
| (2F93h) | SST_DYNAMIC_SGAIN_F1[3:0] | 7:4 | Sub window SST dynamic motion spatial difference gain. |
| | SST_DYNAMIC_TGAIN_F1[3:0] | 3:0 | Sub window SST dynamic motion temporal difference |
| | | | gain |
| 4Ah | REG2F94 | 7:0 | Default 0x00 Access: R/W |
| (2F94h) | RSV_SST_3_F1[1:0] | 7:6 | Reserved. |
| | SST_STATIC_CORE_TH_F1[5:0] | 5:0 | Sub window SST static motion coring threshold. |
| 4Ah | REG2F95 | 7:0 | Default : 0x22 Access : R/W |
| (2F95h) | SST_STATIC_SGAIN_F1[3:0] | 7:4 | Sub window SST static motion spatial difference gain. |
| | SST_STATIC_TGAIN_F1[3:0] | 3:0 | Sub window SST static motion temporal difference gain. |
| 4Bh | REG2F96 | 7:0 | Default: 6x00 Access: R/W |
| (2F96h) | RSV_SST_4_F1[7:0] | 7:0 | Reserved. |
| 7Ch ~ 7Fh | | 7:0 | Default : - Access : - |
| (2FF8h ~ | | X | Reserved. |
| 2FFFh) | | | |



HVSP Register (Bank = 2F, Sub-Bank = 23)

| | gister (Bank = 2F, Sub-Bank | | : 23) | |
|---------------------|-----------------------------|------------|--|----------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrup 01: Register of IP1 Main Win 02: Register of IP2 Main Win 03: Register of IP1 Sub Wind 04: Register of IP2 Sub Wind 05: Register of OPM. 06: Register of DNR. 06: Reserved. | dow. dow. low. |
| | | 0, < | OC: Register of SNR. OF: Register of S_VOR. 10: Register of VOP. 12: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. | |
| | | (4) | 20: Register of OP1_TOP. 21: Register of FLA. 22: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. | |
| | | | 27: Register of ACE2. | |
| 01 | REG2F02 | 7:0 | Default : 0x00 | Access : R/W |
| (2F02h) | INI_FACTOR_HO_F2[7:0] | 7:0 | Main window horizontal initia | Il factor. |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W |
| (2F03h) | INI_FACTOR_HO_F2[15:8] | 7:0 | See description of '2F02h'. | T |
| 02h | REG2F04 | 7:0 | Default : 0x00 | Access : R/W |
| (2F04h) | - | 7:4 | Reserved. | |
| | INI_FACTOR_HO_F2[19:16] | 3:0 | See description of '2F02h'. | T |
| 03h | REG2F06 | 7:0 | Default : 0x00 | Access : R/W |
| (2F06h) | INI_FACTOR1_VE_F2[7:0] | 7:0 | Main window vertical initial fa | actor 1. |
| 03h | REG2F07 | 7:0 | Default : 0x00 | Access : R/W |
| (2F07h) | INI_FACTOR1_VE_F2[15:8] | 7:0 | See description of '2F06h'. | |



| Index | Mnemonic | Bit | Description | |
|--------------------------------|---------------------------|-----|---|------------------------------|
| <mark>(Absolute)</mark> 04h | REG2F08 | 7:0 | Default : 0x00 | Access : R/W |
| 2F08h) | INI_FACTOR1_VE_F2[23:16] | 7:0 | See description of '2F06h'. | 1 |
|)5h | REG2F0A | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Ah) | INI_FACTOR2_VE_F2[7:0] | 7:0 | Main window vertical initial f | |
| 5h | REG2F0B | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Bh) | INI_FACTOR2_VE_F2[15:8] | 7:0 | See description of 2F0Ah'. | |
| 6h | REG2F0C | 7:0 | Default: 0x00 | Access : R/W |
| 2F0Ch) | INI_FACTOR2_VE_F2[23:16] | 7:0 | See description of '2F0Ah'. | |
| 7h | REG2F0E | 7:0 | Default : 0x00 | Access : R/W |
| 2F0Eh) | SCALE_FACTOR_HO_F2[7:0] | 7:0 | Main window horizontal scali | ing factor. |
| 7h | REG2F0F | 7:0 | Default : 0x0 | Access : R/W |
| 2F0Fh) | SCALE_FACTOR_HO_F2[15:8] | 7:0 | See description of '2F0Eh'. | |
| 8h | REG2F10 | 7:0 | Default 0x00 | Access: R/W |
| 2F10h) | SCALE_FACTOR_HO_F2[23:16] | 7:0 | See description of '2F0Eh'. | |
| 8h | REG2F11 | 7:0 | Default . 0x00 | Access : R/W |
| 2F11h) | - | 7. | Réserved. | |
| | SCALE_HO_EN_F2 | 0 | Main window horizontal seal | ing enable. |
| 9h | REG2F12 | 7:0 | Default : 0x00 | Access : R/W |
| 2F12h) | SCALF_FACTOR_VE_F2[7:0] | 7:0 | Main window vertical scaling | factor. |
| 9h | REG2F13 | 7:0 | Default: 0x00 | Access : R/W |
|)F13h) | SCALE_FACTOR_VE_F2[15:8] | 7:0 | See description of '2F12h'. | |
| Ah | REG2F14 | 7:0 | Default: 0x00 | Access : R/W |
| 2 1 14h) | SCALE_FACTOR_VE_F2[23:16] | 7:0 | See description of '2F12h'. | |
| Ah | REG2F15 | 7.0 | Default : 0x80 | Access : R/W |
| 2F15h) | VFAC_DEC1_MD_F2 | 7 | Main window vertical factor | dec1 mode. |
| | | 6:1 | Reserved. | |
| | SCALE_VE_EN_F2 | 0 | Main window vertical scaling | enable. |
| Bh | REG2F16 | 7:0 | Default : 0x00 | Access : R/W |
| 2F16h) | Y_RAM_SEL_HO_F2 | 7 | Main window horizontal Y so 0: SRAM 0. 1: SRAM 1. | aling filter SRAM selection. |
| | Y_RAM_EN_HO_F2 | 6 | Main window horizontal Y so enable. | aling filter SRAM usage |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|--------------------------------|-----|---|
| | C_RAM_SEL_HO_F2 | 5 | Main window horizontal C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1. |
| | C_RAM_EN_HO_F2 | 4 | Main window horizontal C scaling filter SRAM usage enable. |
| | MODE_C_HO_F2[2:0] | 3:1 | Main window horizontal C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2. |
| | MODE_Y_HO_F2 | 0 | Main window horizontal Y scaling filter mode. 0: Bypass. 1: Bilinear. |
| 0Bh | REG2F17 | 7:0 | Default 0x00 Access : R/W |
| (2F17h) | Y_RAM_SEL_VE_72 | 7 | Main window vertical Y scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1. |
| | Y_RAM_EN_VE_F2 C_RAM_SEL_VE_F2 | 5 | Main window vertical scaling filter SRAM usage enable. Main window vertical c scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1. |
| ~ // | C_RAM_EN_VE_F2 | 4 | Main window vertical C scaling filter SRAM usage enable. |
| | MODE_C_VE_F2[2:0] | 3:1 | Main window vertical C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2. |
| | MODE_Y_VE_52 | 0 | Main window vertical Y scaling filter mode. 0: Bypass. 1: Bilinear. |
| 0Ch | REG2F18 | 7:0 | Default : 0xC0 Access : R/W |
| (2F18h) | FORMAT_422_F2 | 7 | Main window data format is 422. |
| | 422_INTP_F2 | 6 | Main window 422 Cb Cr interpolation enable. |
| | CR_LOAD_INI_F2 | 5 | Main Cr_load initial value. |
| | - | 4:2 | Reserved. |



| Index (Absolute) | Mnemonic) | Bit | Description |
|---------------------|-------------------------|-----|--|
| | VSP_DITH_EN_F2 | 1 | Main window dithering enable for vertical scaling proces |
| | HSP_DITH_EN_F2 | 0 | Main window dithering enable for horizontal scaling process. |
| 0Ch | REG2F19 | 7:0 | Default: 0x00 Access: R/W |
| (2F19h) | - | 7:4 | Reserved. |
| | VSP_CORING_EN_Y_F2 | 3 | Main window vertical Y coring enable. |
| | VSP_CORING_EN_C_F2 | 2 | Main window vertical C coring enable. |
| | HSP_CORING_EN_Y_F2 | 1 | Main window horizontal Y coring enable. |
| | HSP_CORING_EN_C_F2 | 0 | Main window horizontal C coring enable. |
| 0Dh | REG2F1A | 7:0 | Default: 0x00 Access: R/W |
| (2F1Ah) | HSP_CORING_TH_C_F2[7;0] | 7:0 | Main window horizontal C coring threshold. |
| 0Dh | REG2F1B | 7:0 | Default : 0x00 Access R/W |
| (2F1Bh) | HSP_CORING_TH_Y_F2[7:0] | 7:0 | Main window horizontal Y coring threshold. |
| 0Eh | REG2F1C | 7:0 | Default: 0x00 Access: R/W |
| (2F1Ch) | VSP_CORING_TH_C_F2[7:0] | 7:0 | Main window vertical C coring threshold. |
| 0Eh | REG2F_LD | 7.0 | Default: 0x00 Access: R/W |
| (2F1Dh) | VSP_CORING_TH_Y_F2[7:0] | 7:0 | Main window vertical y coring threshold. |
| 0Fh | REG2F1E | 7:0 | Default: 0x38 Access: R/W |
| (2F1Eh) | HSP_DE_RING_G_ON_F2 | 7 | Main window horizontal Y de-ringing enable. |
| | HSP_DE_RING_TH1_F2[2:0] | 6:4 | Main window norizontal de-ringing threshold1. |
| | HSP_DE_KING_THU_F2[3:0] | 3:0 | Main window horizontal de-ringing threshold0. |
| 0Fh | REG2F1F | 7:0 | Default: 0x58 Access: R/W |
| (2 F 1Fh) | HSP_DE_RING_RB_ON_F2 | -7 | Main window horizontal C de-ringing enable. |
| | HSP_DE_RING_TH3_F2[2:0] | 6:4 | Main window horizontal de-ringing threshold3. |
| | HSP_DE_RING_TH2_F2[3:0] | 3:0 | Main window horizontal de-ringing threshold2. |
| 10h | REG2F20 | 7:0 | Default : 0x00 Access : R/W |
| (2F20h) | HSP_OFFSET_FZ[7:0] | 7:0 | Main window horizontal de-ringing offset. |
| 10h | REG2F21 | 7:0 | Default : 0x00 Access : R/W |
| (2F21h) | HSP_OFFSET2_F2[7:0] | 7:0 | Main window horizontal de-ringing offset2. |
| 11h | REG2F22 | 7:0 | Default: 0x38 Access: R/W |
| (2F22h) | VSP_DE_RING_G_ON_F2 | 7 | Main window vertical Y de-ringing enable. |
| | VSP_DE_RING_TH1_F2[2:0] | 6:4 | Main window vertical de-ringing threshold1. |
| | VSP_DE_RING_TH0_F2[3:0] | 3:0 | Main window vertical de-ringing threshold0. |



| Index | Mnemonic | Bit | Description | |
|--------------------------------|-------------------------|------------|--------------------------------|---------------------------|
| <mark>(Absolute)</mark> 11h | REG2F23 | 7:0 | Default : 0x58 | Access : R/W |
| 2F23h) | VSP DE RING RB ON F2 | 7.0 | Main window vertical C de-ri | <u>-</u> |
| • | VSP_DE_RING_TH3_F2[2:0] | 6:4 | Main window vertical de-ring | |
| | VSP_DE_RING_TH2_F2[3:0] | 3:0 | Main window vertical de-ring | |
| .2h | REG2F24 | 7:0 | Default : 0x00 | Access: R/W |
| 2F24h) | VSP_OFFSET_F2[7:0] | 7:0 | Main window vertical de-ring | |
| | REG2F25 | 7:0 | Default: 0x00 | Access: P.W |
| 2F25h) | VSP_OFFSET2_F2[7:0] | 7:0 | Main window vertical de-ring | |
| 3h | REG2F26 | 7:0 | Default : 0x00 | Access : R/W |
| 2F26h) | V NL EN F2 | | Main window vertical nonline | |
| | H_NL_EN_F2 | 6 | Main window horizontal nonl | |
| | - X | 5:4 | Reserved. | |
| | PREV_BOUND_MD_F2 | 3 | Main window pre-V down sc | aling boundary mode. |
| | OP_FIELD_SEL_F2 | 2 | Main window field source se | - |
| | | | 0: From output timing. | |
| | | | 1: From input timing | |
| | FIELD_POL_F2 | 1 | Main window field polarity s | |
| | 2_INIFAC_MD_F2 | 0 | Main window two initial factor | ors mode. |
| .3h | REG2F27 | 7:0 | Default : 0x00 | Access : R/W |
| 2F27h) | <u> </u> | 7 | Reserved | |
| | V_NL_W2_(SP_F2 | 6 | Main window vertical nonline | ear scaling width2 LSB. |
| | V_NL_W1_L\$B_F2 | 5 | Main window vertical nonline | ear scaling width1 LSB. |
| | V_NL_W0_LSP_F2 | 4 | Main window vertical nonline | ear scaling width0 LSB. |
| | - | 3 | Reserved. | |
| | H_NL_W2_LSB_F2 | 2 | Main window horizontal nonl | inear scaling width2 LSB. |
| X | H_NL_W1_LSB_F2 | 1 | Main window horizontal nonl | |
| | H_NL_W0_LSB_F2 | 0 | Main window horizontal nonl | |
| 4h | REG2F28 | 7:0 | Default : 0x00 | Access : R/W |
| 2F28h) | H_NL_W0_12[7:0] | 7:0 | Main window horizontal nonl | |
| 4h | REG2F29 | 7:0 | Default : 0x00 | Access : R/W |
| 2F29h) | H_NL_W1_F2[7:0] | 7:0 | Main window horizontal nonl | |
| .5h | REG2F2A | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Ah) | H_NL_W2_F2[7:0] | 7:0 | Main window horizontal nonl | inear scaling width2. |



| Index | Mnemonic | Bit | Description | |
|------------|--------------------------|-----|--------------------------------|--------------------------------|
| (Absolute) | | DIC | Description | |
| L5h | REG2F2B | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Bh) | H_NL_S_INI_F2 | 7 | Main window horizontal non | linear scaling initial sign. |
| | H_NL_D_INI_F2[6:0] | 6:0 | Main window horizontal non | llinear scaling initial value. |
| .6h | REG2F2C | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Ch) | H_NL_D0_F2[7:0] | 7:0 | Main window horizontal non | linear scaling delta 0. |
| L6h | REG2F2D | 7:0 | Default 0x00 | Access : R/W |
| 2F2Dh) | H_NL_D1_F2[7:0] | 7:0 | Main window horizontal non | ilinear scaling delta 1. |
| L7h | REG2F2E | 7:0 | Default : 0x00 | Access : R/W |
| (2F2Eh) | V_NL_W0_F2[7:0] | 7:0 | Main window vertical nonlin | ear staling width0. |
| .7h | REG2F2F | 7:0 | Default : 0x00 | Access : R/W |
| 2F2Fh) | V_NL_W1_F2[7:0] | 7:0 | Main window vertical nonlin | ear scaling width |
| l8h | REG2F30 | 7:0 | Default : 0x00 | Access R/W |
| 2F30h) | V_NL_W2_F2[7:0] | 7:0 | Main window vertical nonlin | ear scaling width2. |
| .8h | REG2F31 | 7:0 | Default 0x00 | Access : R/W |
| 2F31h) | V_NL_S_INI_F2 | | Main window vertical nonlin | ear scaling initial sign. |
| | V_NL_D_INI_F2[6:0] | 6.0 | Main window vertical nonlin | ear scaling initial value. |
| L9h | REG2F32 | 7:0 | Default : 0x00 | Access : R/W |
| 2F32h) | V_NL_D0_F2[7:0] | 7:0 | Main window vertical nonlin | ear scaling delta 0. |
| L9h | REG2F33 | 7:0 | Default: 0x00 | Access : R/W |
| (2F33h) | V_NL_D1_F2[7:0] | 7:0 | Main window vertical nonlin | ear scaling delta 1. |
| 1h | REG2F42 | 7:0 | Default : 0x00 | Access : R/W |
| 2F42h) | INI_FACTOR_HQ_F1[7:0] | 7:0 | Sub window horizontal initia | l factor. |
| 216 | REG2F43 | 7:0 | Default : 0x00 | Access : R/W |
| 2F43h) | INI_FACTOR_HO_F1[15:8] | 7.0 | See description of '2F42h'. | - |
| 22h | REG 2F44 | 7:0 | Default : 0x00 | Access : R/W |
| 2F44h) | V (7) | 7:4 | Reserved. | |
| | INI_FACTOR_HO_F1[19:16] | 3:0 | See description of '2F42h'. | - |
| 23h | REG2F46 | 7:0 | Default : 0x00 | Access : R/W |
| 2F46h) | INI_FACTOR1_VE_F1[7:0] | 7:0 | Sub window vertical initial fa | actor 1. |
| 23h | REG2F47 | 7:0 | Default : 0x00 | Access : R/W |
| 2F47h) | INI_FACTOR1_VE_F1[15:8] | 7:0 | See description of '2F46h'. | |
| 24h | REG2F48 | 7:0 | Default : 0x00 | Access : R/W |
| (2F48h) | INI_FACTOR1_VE_F1[23:16] | 7:0 | See description of '2F46h'. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------------|-----|--------------------------------|--------------------------------|
| 25h | REG2F4A | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Ah) | INI_FACTOR2_VE_F1[7:0] | 7:0 | Sub window vertical initial fa | actor 2. |
| 25h | REG2F4B | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Bh) | INI_FACTOR2_VE_F1[15:8] | 7:0 | See description of '2F4Ah'. | A • |
| 26h | REG2F4C | 7:0 | Default : 0x00 | Access : R/W |
| (2F4Ch) | INI_FACTOR2_VE_F1[23:16] | 7:0 | See description of 2F4Ah'. | |
| 27h | REG2F4E | 7:0 | Default: 0x00 | Access: R/W |
| (2F4Eh) | SCALE_FACTOR_HO_F1[7:0] | 7:0 | Sub window horizontal scalin | ng factor. |
| 27h | REG2F4F | 7:0 | Default: 0x00 | Access : R/W |
| (2F4Fh) | SCALE_FACTOR_HO_F1[15:8] | 7:0 | See description of '2F4Eh'. | |
| 28h | REG2F50 | 7:0 | Default : 0x00 | Access : R/W |
| (2F50h) | SCALE_FACTOR_HO_F1[23:16] | 7:0 | See description of '2F4Eh'. | |
| 28h | REG2F51 | 7:0 | Default 0x00 | Access: R/W |
| (2F51h) | | 7:1 | Reserved. | |
| | SCALE_HO_EN_F1 | 0 | Sub window horizontal scalin | ng enable. |
| 29h | REG2F52 | 7.0 | Default : 0x00 | Access : R/W |
| (2F52h) | SCALE_FACTOR_VE_F1[7:0] | 7:0 | Sub window vertical scaling | factor. |
| 29h | REG2F53 | 7:0 | Default : 0x00 | Access: R/W |
| (2F53h) | SCALE_FACTOR_VE_F1[15:8] | 7:0 | See description of '2F52h'. | |
| 2Ah | REG2F54 | 7:0 | Default : 0x00 | Access : R/W |
| (2F54h) | SCALE_FACTOR_VE_F1[23:16] | 7:0 | See description of '2F52h'. | |
| 2Ah | REG2F55 | 7:0 | Default : 0x80 | Access: R/W |
| (2 1 55h) | VFAC_DEC1_MD_F1 | 7 | Sub window vertical factor d | lec1 mode. |
| | | 6.1 | Reserved. | |
| C. (| SCALE_VE_EN_F1 | 0 | Sub window vertical scaling | enable. |
| 2Bh | REG2F56 | 7:0 | Default : 0x00 | Access : R/W |
| (2F56h) | Y_RAM_SEL_HO_F1 | 7 | Sub window horizontal Y sca | aling filter SRAM selection. |
| | | | 0: SRAM 0. | |
| | • | | 1: SRAM 1. | |
| | Y_RAM_EN_HO_F1 | 6 | | lling filter SRAM usage enable |
| | C_RAM_SEL_HO_F1 | 5 | Sub window horizontal C sca | aling filter SRAM selection. |
| | | | 0: SRAM 0. 1: SRAM 1. | |
| | | Ī | T. 21/41.1 T. | |



| Index (Absolute) | Mnemonic | Bit | Description |
|---------------------|-------------------|-----|--|
| | MODE_C_HO_F1[2:0] | 3:1 | Sub window horizontal C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0. 3: ROM Table 1. 4: ROM Table 2 |
| | MODE_Y_HO_F1 | 0 | Sub window horizontal Y scaling filter mode. 0: Bypass. 1: Bilinear. |
| 2Bh | REG2F57 | 7:0 | Default: 0x00 Access: R/W |
| (2F57h) | Y_RAM_SEL_VE_F1 | Ó | Sub Window vertical a scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1. |
| | Y_RAM_EN_VE_F1 | 6 | Sub window vertical Y scaling filter SRAM usage enable. |
| | C_RAM_SEL_VE_F1 | 5 | Sub window vertical C scaling filter SRAM selection. 0: SRAM 0. 1: SRAM 1. |
| | C_RAM_EN_VE_1 | | Sub window vertical scaling filter SRAM usage enable. |
| | MODE_C_VE_F1[2:0] | 3/ | Sub window vertical C scaling filter mode. 0: Bypass. 1: Bilinear. 2: ROM Table 0 3: ROM Table 1. 4: ROM Table 2. |
|), | MODE_Y_VE | 7 | window vertical Y scaling filter selection. valid value:0-8). |
| 2Ch | REG2F58 | 7:0 | Default: 0xC0 Access: R/W |
| (2F58h) | FORMAT_422_F1 | 7 | Sub window data format is 422. |
| X | 422_INTP_F1 | 6 | Sub window 422 Cb Cr interpolation enable. |
| | CR_LOAD_INI_FI | 5 | Sub Cr_load initial value. |
| | - | 4:2 | Reserved. |
| | VSP_DITH_EN_F1 | 1 | Sub window dithering enable for vertical scaling process. |
| | HSP_DITH_FN_F1 | 0 | Sub window dithering enable for horizontal scaling process. |
| 2Ch | REG2F59 | 7:0 | Default: 0x00 Access: R/W |
| (2F59h) | _ | 7:4 | Reserved. |



| HVSP Re | egister (Bank = 2F, Sub-E | Bank = | | | | |
|------------------|---------------------------|--------|---|--|--|--|
| Index (Absolute) | Mnemonic) | Bit | Description | | | |
| | VSP_CORING_EN_Y_F1 | 3 | Sub window vertical Y coring enable. | | | |
| | VSP_CORING_EN_C_F1 | 2 | Sub window vertical C coring enable. | | | |
| | HSP_CORING_EN_Y_F1 | 1 | Sub window horizontal Y coring enable. | | | |
| | HSP_CORING_EN_C_F1 | 0 | Sub window horizontal C coring enable. | | | |
| 2Dh | REG2F5A | 7:0 | Default : 0x00 Access : R/W | | | |
| (2F5Ah) | HSP_CORING_TH_C_F1[7:0] | 7:0 | Sub window horizontal C coring threshold. | | | |
| 2Dh | REG2F5B | 7:0 | Default: 0x00 Access: R/W | | | |
| (2F5Bh) | HSP_CORING_TH_Y_F1[7:0] | 7:0 | Sub window horizontal Y coring threshold. | | | |
| 2Eh | REG2F5C | 7:0 | Derault: 0x00 Access: R/W | | | |
| (2F5Ch) | VSP_CORING_TH_C_F1[7:0] | 7:0 | Sub-window vertical C coring threshold. | | | |
| 2Eh | REG2F5D | 7:0 | Default: 0x0 Access: R/W | | | |
| (2F5Dh) | VSP_CORING_TH_Y_F1[7:0] | 7:0 | Sub window vertical y coring threshold. | | | |
| 33h | REG2F66 | 7:0 | Default 0x00 Access: R/W | | | |
| (2F66h) | V_NL_EN_F1 | 7 | Sub window vertical nonlinear scaling enable. | | | |
| | H_NL_EN_F1 | 6 | Sub window horizontal nonlinear scaling enable. | | | |
| | - | 5.4 | Reserved. | | | |
| | PREV_BOUND_MD_F1 | 3 | Sub window pre v down scaling boundary mode. | | | |
| | OP_FIELD_SEL_F1 | 2 | Sub window field source selection. | | | |
| | | | 0: From output timing. | | | |
| | <u> </u> | | 1: From input timing. | | | |
| | FIELD_POL_f1 | 1 | Sub window field polarity switch. | | | |
| | 2_INIFAC_MD_F1 | 0 | Sub window two initial factors mode. | | | |
| 33h | REG2F67 | 7:0 | Default: 0x00 Access: R/W | | | |
| (2 F67h) | - | 7 | Reserved. | | | |
| | V_NL_W2_LSB_F1 | 6 | Sub window vertical nonlinear scaling width2 LSB. | | | |
| X | V_NL_W1_LSB_F1 | 5 | Sub window vertical nonlinear scaling width1 LSB. | | | |
| | V_NL_W0_LSB_F1 | 4 | Sub window vertical nonlinear scaling width0 LSB. | | | |
| | | 3 | Reserved. | | | |
| | H_NL_W2_LSB_F1 | 2 | Sub window horizontal nonlinear scaling width2 LSB. | | | |
| | H_NL_W1_LSB_F1 | 1 | Sub window horizontal nonlinear scaling width1 LSB. | | | |
| | H_NL_W0_LSB_F1 | 0 | Sub window horizontal nonlinear scaling width0 LSB. | | | |
| 34h | REG2F68 | 7:0 | Default: 0x00 Access: R/W | | | |
| (2F68h) | H_NL_W0_F1[7:0] | 7:0 | Sub window horizontal nonlinear scaling width0. | | | |



| Index (Absolute) | Mnemonic) | Bit | Description | | |
|---------------------|--------------------|-----|--------------------------|----------------------------------|--|
| 34h | REG2F69 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F69h) | H_NL_W1_F1[7:0] | 7:0 | Sub window horizontal | nonlinear scaling width1. | |
| 35h | REG2F6A | 7:0 | Default: 0x00 | Access : R/W | |
| (2F6Ah) | H_NL_W2_F1[7:0] | 7:0 | Sub window horizontal | nonlinear scaling width2. | |
| 35h | REG2F6B | 7:0 | Default : 0x00 | Access : R/W | |
| (2F6Bh) | H_NL_S_INI_F1 | 7 | Sub window horizontal | nonlinear scaling initial sign. | |
| | H_NL_D_INI_F1[6:0] | 6:0 | Sub window horizontal | nonlinear scaling initial value. | |
| 86h | REG2F6C | 7:0 | Default: 0x00 | Access : R/W | |
| 2F6Ch) | H_NL_D0_F1[7:0] | 7:0 | Sub window horizontal | nonlinear caling delta 0. | |
| 86h | REG2F6D | 7:0 | Default : 0x00 | Access : R/W | |
| 2F6Dh) | H_NL_D1_F1[7:0] | 7:0 | Sub window horizontal | nonlinear scaling delta 1. | |
| 87h | REG2F6E | 7:0 | Default : 0x00 | Access R/W | |
| 2F6Eh) | V_NL_W0_F1[7:0] | 7:0 | Sub window vertical no | nlinear scaling width0. | |
| 37h | REG2F6F | 7:0 | Default 0x00 | Access . R/W | |
| 2F6Fh) | V_NL_W1_F1[7:0] | 7.0 | Sub window vertical no | nlinear scaling width1. | |
| 88h | REG2F70 | 7.0 | pefault : 0x00 | Access : R/W | |
| 2F70h) | V_NL_W2_F1[7:0] | 7:0 | Sub window vertical no | nlinear scaling width2. | |
| 88h | REG2F71 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F71h) | V_NL_8_INI_F1 | 7 | Sub window vertical no | nlinear scaling initial sign. | |
| | V_NL_D_INI_F1[6:0] | 6:0 | Sub window vertical no | nlinear scaling initial value. | |
| 9h | REG2F72 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F72h) | V_NL_D0_F1[7:0] | 7:0 | Sub window vertical no | nlinear scaling delta 0. | |
| 39h | REG2F73 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F73h) | V NL D1_F1[7:0] | 7.0 | Sub window vertical no | nlinear scaling delta 1. | |
| l1h 🔼 | REG2F82 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F82h) | | 7:1 | Reserved. | | |
| | RAM_RW_EN | 0 | SRAM read/write enable | e | |
| 1h | REG2F83 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F83h) | - | 7:1 | Reserved. | | |
| | RAM_W_PULSE | 0 | 0 SRAM write data pulse. | | |
| l2h | REG2F84 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F84h) | RAM_ADDR[7:0] | 7:0 | SRAM read/write addre | SS. | |
| | | | 0: Address 0~127. | | |



| Index (Absolute) | Mnemonic) | Bit | Description | | |
|---------------------|---------------------|-------------|----------------------------------|-----------------------|--|
| | | | 1: Address 128~255. | | |
| 42h | REG2F85 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F85h) | - | 7:1 | Reserved. | • | |
| | YRAM_UPPER_SEL | 0 | SRAM upper address selec | tion. | |
| 13h | REG2F86 | 7:0 | Default : 0x00 | Access: R/W | |
| 2F86h) | RAM_WDATA[7:0] | 7:0 | SRAM write data. | | |
| l3h | REG2F87 | 7:0 | Default: 0x00 | Access: R/W | |
| 2F87h) | RAM_WDATA[15:8] | 7:0 | See description of '2F86h'. | | |
| l4h | REG2F88 | 7 :0 | Default : 0x00 | Access : R/W | |
| 2F88h) | RAM_WDATA[23:16] | 7:0 | See description of '2F86h'. | | |
| l4h | REG2F89 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F89h) | RAM_WDATA[31:24] | 7:0 | See description of '2786h'. | | |
| 15h | REG2F8A | 7:0 | Default: 0x00 | Access: R/W | |
| 2F8Ah) | RAM_WDATA[39;32] | 7:0 | See description of '2F86h'. | | |
| l6h | REG2F8 | 7:0 | Default: 0x00 | Access : RO | |
| 2F8Ch) | RAM_RDATA[7:0] | 7:0 | RAM read data. | | |
| 16h | REG2F8D | 7:0 | Default : 0x00 | Access : RO | |
| 2F8Dh) | RAM_RDATA[15:8] | 7:0 | See description of '2F8Ch'. | | |
| 17h | REG2 F8E | 7:0 | Default: 0x00 | Access : RO | |
| 2F8Eh) | RAM_RDAT4[23:16] | 7:0 | See description of '2F8Ch'. | | |
| 75 | REG2F8F | 7:0 | Default : 0x00 | Access : RO | |
| 2F8Fh) | RAM_RDATA[5]:24] | 7:0 | See description of '2F8Ch'. | | |
| 18h | REG2F90 | 7:0 | Default : 0x00 | Access : RO | |
| 2F90h) | RAM_RDATA[39:32] | 7.0 | See description of '2F8Ch'. | | |
| 50h 🚺 | REG2FA0 | 7:0 | Default : 0x00 | Access : R/W | |
| 2FA0h) | Y , 0. | 7:3 | Reserved. | | |
| | ROM_RESULT_MUX[2:0] | 2:0 | ROM data out selection wh | nen ROM BIST enable. | |
| 60h | REG2FA1 | 7:0 | Default : 0x00 | Access : RO | |
| 2FA1h) | COEF_ROM_RDATA[7:0] | 7:0 | SRAM read-out data. | | |
| 1h | REG2FA2 | 7:0 | Default : 0x41 | Access : R/W | |
| 2FA2h) | SIMPLE_INTP | 7 | Simple interpolation for 42 | 22 to 444 conversion. | |
| | FACTOR_MANUAL | 6 | Vertical factor manual mod | | |
| | VDOWN_SEL | 5 | Vertical scaling down selection. | | |



| HVSP Reg | gister (Bank = 2F, Sub-B | ank = | : 23) |
|---------------------|--------------------------|-------|--|
| Index (Absolute) | Mnemonic | Bit | Description |
| | | | 0: Bottom. 1: Top. |
| | HDOWN_SEL | 4 | Horizontal scaling down selection. 0: Bottom. 1: Top. |
| | - | 3 | Reserved. |
| | PSEUDO_VCLR_NO[1:0] | 2:1 | Dither pseudo code Vsync clear number. |
| | PSEUDO_VCLR_EN | 0 | Dither pseudo code Vsync clear enable. |
| 52h | REG2FA5 | 7:0 | Default: 0x00 Access: R/W |
| (2FA5h) | FBL_R_TRIG_SEL | 7 | PBL read trigger selection 0: Command finish. 1: DE end. |
| | - | 6:0 | Reserved. |
| 58h ~ 5Fh | - | 7:0 | Default - Access : - |
| (2FB0h ~ 2FBFh) | - | _ | Reserved. |



FRC Register (Bank = 2F, Sub-Bank = 24)

| FRC Regi | ster (Bank = 2F, Sub-Ba | ank = | 24) | | |
|---------------------|-------------------------|-------|--|--------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 06: Register of SNR. 07: Register of SNR. 08: Register of SVOP. 10: Register of VOP. 11: Register of ACE. 19: Register of PEAKING. 1A: Register of DLC. 20: Register of FIA. 22: Register of TDDI. 23: Register of NVSP. 24: Register of PAFRC. 25: Register of DMS. 27: Register of DMS. | | |
| 3Fh | REG2F7E | 7.0 | Default : 0x1B | Access : R/W | |
| (2F7Eh) | - 4 | 7.5 | Reserved. | | |
| | TAILCUT | 4 | TAILCUT enable. | | |
| X | NOISE_DITH_DISABLE | 3 | PAFRC mixed with noise dithe 0: Enable. 1: Disable. | er disable. | |
| | DITH_BITS | 2 | Dithering bits. 0: 2-bits. 1: 4-bits. | | |



| Index (Absolute) | Mnemonic | Bit | Description | | | |
|---------------------|------------------------|-----|---|--------------------------------|--|--|
| | TCON_OFF_EN | 1 | TCON FRC_GAMMA function off signal enable. 0: Ignore TCON gamma/dither turn off signal. 1: Gamma/dither function turn off by TCON FRC_GAMMA_OFF signal. | | | |
| | FRC_ON | 0 | PAFRC enable. | | | |
| 40h | REG2F80 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2F80h) | BOX_ROTATE_EN | 7 | Box A/B/C/D relation rotation | enable. | | |
| | TOP_BOX_UNIT_FLAG[1:0] | 6:5 | Top box A/B/C/D swap flag. 00: Per 2x2 box. 01: Per 4x4 box. 1x: Per 8x8 box. | . 1 | | |
| | TOP_BOX_FREEZE | 4 | op box freeze. | | | |
| | TOP_BOX_SHRINK | 3 | Top box shrink to 2x2 from 4: | x4. | | |
| | FR_C2_BIT | 2 | Top box frame rotation step to 0: Bt[0]. 1: Bit[1] | oit location for codexx10. | | |
| | C2X2_ROT_B_DIR_S | | C 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise, 2nd. | | | |
| | D2X2_ROT_B_DIR_S | 0 | D 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise, 2nd. | | | |
| 40h | REG2F81 | 7:0 | Default : 0x00 | Access : R/W | | |
| (2F81h) | | 7 | Reserved. | | | |
| 7 | G_V_SWAP | 6 | Green channel vertical swap, | avoid polarity not consistent. | | |
| | G_H_SWAP | 1 | Green channel horizontal swa consistent. | p, avoid polarity not | | |
| \$ | B_D_SWAP | 4 | Blue channel diagonal swap. | | | |
| | BOX_FR_SW | 3 | FRAME_CNT bit [1:0] swap for box rotate. | | | |
| | BOX4X4_FR_SW | 2 | FRAME_CNT bit [1:0] swap for box4x4 rotate. | | | |
| | BOX8X8_ROT_UNIT | 1 | 0: Rotate step under per A, B 1: Rotate step between A/B/C | | | |
| | BOX_FREEZE | 0 | Box local rotation freeze. | | | |
| 41h | REG2F82 | 7:0 | Default : 0x00 | Access : R/W | | |



| Index (Absolute) | Mnemonic) | Bit | Description | | | | |
|---------------------|------------------|-----|---|--------------|--|--|--|
| (2F82h) | C2X2_ROT_G_DIR | 7 | C 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise. | | | | |
| | D2X2_ROT_G_DIR | 6 | D 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise. | | | | |
| | C2X2_ROT_G_DIR_S | 5 | C 2x2 block rotation direction 0: Counterwise 1: Backcounterwise, 2nd. | 1. | | | |
| | D2X2_ROT_G_DIR_S | 4 | 4 D 2x2 block rotation direction. U Counterwise. 1: Backcounterwise, 2nd. | | | | |
| | A2X2_ROT_B_DIR | 3 | A 2x2 block rotation direction. 0: Counterwise. 1. Backcounterwise. | | | | |
| | B2X2_ROT_B_DIR | 2 | B-2x2 block rotation direction 0: Counterwise. 1: Backcounterwise. | 1. | | | |
| | C2X2_ROT_B_DIR | (3) | C 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise. | ١. | | | |
| | D2X2_ROT_B_DIR | 0 | D 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise. | n. | | | |
| 11h | REG2F83 | 7:0 | Default : 0x00 | Access : R/W | | | |
| (2F83h) | A2X2_ROT_R_DIR | 1 | A 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise. | า. | | | |
| K | B2XZ_ROT_R_DIR | 6 | B 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise. | | | | |
| | C2X2_ROT_R_DIR | 5 | C 2x2 block rotation direction 0: Counterwise. 1: Backcounterwise. | n. | | | |
| | D2X2_ROT_R_DIR | 4 | D 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise. | | | | |



| FRC Regi | ster (Bank = 2F, Sub-Ba | ank = | 24) |
|-------------------------------|--------------------------|---------------------------|---|
| Index (Absolute) | Mnemonic | Bit | Description |
| | C2X2_ROT_R_DIR_S | 3 | C 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise, 2nd. |
| | D2X2_ROT_R_DIR_S | 2 | D 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise 2nd. |
| | A2X2_ROT_G_DIR | 1 | A 2x2 block rotation direction. 0: Counterwise. 1: Backcounterwise. |
| | B2X2_ROT_G_DIR | 0 | 3 2x2 block rotation direction. 1. Counterwise. 1. Backcounterwise. |
| 42h | REG2F84 | 7:0 | Default: 0x00 Access: R/W |
| (2F84h) | TOP_BOX_FR_SEQ2[7:0] | 7:0 | Top-box frame 2nd 4 frame rotation step. |
| 42h | | | Default: 0x00 Access: R/W |
| (2F85h) | TOP_BOX_FR_SFQ1[7:0] | 7:0 | Top box frame 1st 4 frame rotation step. |
| 43h REG2F86 7:0 Default: 0x00 | | Default: 0x00 Access: R/W | |
| (2F86h) | TOP_BOX_FR_SEQ4[7:0] | 7.0 | Top box frame 4th 4 frame rotation step. |
| 43h | REG2F87 | 7:0 | Default : 0x00 Access : R/W |
| (2F87h) | TOP_BOX_FR_SEQ3[7:0] | 7:0 | Top box frame 3rd 4 frame rotation step. |
| 44h | REG2F88 | 7:0 | Default: 0x00 Access: R/W |
| (2F88h) | TOP_BOX_FR_C2_SEQ34[X:0] | 7:0 | Top box frame 3rd/4th 4 frame rotation step for codexx10. |
| 44h | REG2F89 | 7:0 | Default: 0x00 Access: R/W |
| (2F89h) | TOP_BOX_FR_C2_SEQ12[7:0] | 7.0 | op box frame 1st/2nd 4 frame rotation step for codexx10. |
| 45 h | REG2F8A | 7:0 | Default: 0x00 Access: R/W |
| (2F8Ah) | BOX_A_ROT_DIR | 7 | Location A frame counter direction. 0: Counterwise. 1: Back. |
| | BOX_B_ROT_DIR | 6 | Location B frame counter direction. 0: Counterwise. 1: Back. |
| | BOX_C_ROT_DIR | 5 | Location C frame counter direction. 0: Counterwise. 1: Back. |



| Index (Absolute) | Mnemonic | Bit | Description | | | | |
|---------------------|-----------------------|------------|--|-----------------|--|--|--|
| | BOX_D_ROT_DIR | 4 | Location D frame counter direction. 0: Counterwise. 1: Back. | | | | |
| | - | 3:0 | Reserved. | | | | |
| 15h | REG2F8B | 7:0 | Default : 0x00 | Access : R/W | | | |
| (2F8Bh) | BOX8X8_ROT_00[1:0] | 7:6 | Box8x8 entity 00 rotation ste | p by reference. | | | |
| | BOX8X8_ROT_01[1:0] | 5:4 | Box8x8 entity 01 rotation ste | p by reference. | | | |
| | BOX8X8_ROT_11[1:0] | 3:2 | Box8x8 entity 11 rotation ste | p by reference. | | | |
| | BOX8X8_ROT_10[1:0] | 1:0 | Box8x8 entity 10 rotation step by reference. | | | | |
| 16h | REG2F8C | 7:0 | Default : 0x00 | Access : R/W | | | |
| 2F8Ch) | B_LU_00[1:0] | 7:6 | B 2x2 block left up entity. | 17 | | | |
| | B_RU_01[1:0] | 5:4 | B 2x2 block right up entity. | | | | |
| | B_RD_11[1:0] | 3:2 | B 2x2 block right down entity | | | | |
| | B_LD_10[1:0] | 1:0 | B 2x2 block left down entity. | () • | | | |
| l6h | REG2F8D | 7:0 | Default: 0x00 | Access : R/W | | | |
| 2F8Dh) | A_LU_00[1:0] | 7:6 | A 2x2 block left up entity. | | | | |
| | A_RU_01[1:0] | 5:4 | A 2x2 block right up entity. | | | | |
| | A_RD_11[1:0] | 3.2 | A 2x2 block right down entity | / . | | | |
| | A_LD_10[1:0] | 1:0 | A 2x2 block left down entity. | | | | |
| 17h | REG2F8E | 7:0 | Default: 0x00 | Access : R/W | | | |
| 2F8Eh) | D_LU_00[1:0] | 7:6 | D 2x2 block left up entity. | | | | |
| 12 | D_RU_0\(\frac{1}{2}\) | 5:4 | D 2x2 block right up entity. | | | | |
| 7 | D_RD_11[1:0] | 3.2 | D 2x2 block right down entity | /. | | | |
| | D_10[1:0] | 1:0 | D 2x2 block left down entity. | | | | |
| 17h | REG2F8F | 7:0 | Default : 0x00 | Access : R/W | | | |
| 2F8Fh) | CU_00[1:0] | 7:6 | C 2x2 block left up entity. | | | | |
| | C_RU_01[1:0] | 5:4 | C 2x2 block right up entity. | | | | |
| | C_RD_11[1:0] | 3:2 | C 2x2 block right down entity. | | | | |
| | C_LD_10[1:0] | 1:0 | C 2x2 block left down entity. | | | | |
| l8h | REG2F90 | 7:0 | Default : 0x00 | Access : R/W | | | |
| 2F90h) | D_LU_00_S[1:0] | 7:6 | D 2x2 block left up entity, 2n | d. | | | |
| | D_RU_01_S[1:0] | 5:4 | D 2x2 block right up entity, 2 | nd. | | | |
| | D_RD_11_S[1:0] | 3:2 | D 2x2 block right down entity, 2nd. | | | | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--|-----|------------------------------------|----------------------|
| | D_LD_10_S[1:0] | 1:0 | D 2x2 block left down | entity, 2nd. |
| 48h | REG2F91 | 7:0 | Default: 0x00 | Access: R/W |
| (2F91h) | 91h) C_LU_00_S[1:0] | | C 2x2 block left up ent | ity, 2nd. |
| | C_RU_01_S[1:0] | 5:4 | C 2x2 block right up er | ntity, 2nd. |
| | C_RD_11_S[1:0] | 3:2 | C 2x2 block right down enuty, 2nd. | |
| | C_LD_10_S[1:0] | 1:0 | C 2x2 block left down | entity, 2nd |
| 49h | REG2F92 | 7:0 | Defaults 0x00 | Access: R/W |
| (2F92h) | BOX_B_LU_00[1:0] | 7:6 | Location B block A LSB | 3 2 bits plus value. |
| | BOX_B_RU_01[1:0] | 5:4 | Location B block B LSB | 2 bits plus value. |
| | BOX_B_RD_11[1:0] | 3:2 | Location B block C LSB | 2 bits plus value. |
| | BOX_B_LD_10[1:0] | 1.0 | Location B block D LSP | 2 bits plus value. |
| 49h | REG2F93 | 7.0 | Default: 0x00 | Access: R/W |
| (2F93h) | BOX_A_LU_00[1:0] | 7:6 | Location A block A LSB | 3 2 bits plus value. |
| | BOX_A_RU_01[1:0] | 5:4 | Location A block B LSB | 3 2 bits plus value. |
| | BOX_A_RD_11[1:0] | 3.2 | Location A block C LSB | 2 bits plus value. |
| | BOX_A_LD_10[1.0] | 1:0 | Location A block D LS | 2 bits plus value. |
| 4Ah | REG2F94 | 7.0 | Default : 0x00 | Access : R/W |
| (2F94h) | BOX_D_LU_00[1:0] | 7:6 | Location D block A LSP | 2 bits plus value. |
| | BOXRU_01[1:0] | 5:4 | Location D block B LSB | 3 2 bits plus value. |
| | BOX_D_RD_11[1:0] | 3:2 | Location D block C LSE | 3 2 bits plus value. |
| | BOX_D_LD_10[1:0] | 1:0 | Location D block D LSE | 3 2 bits plus value. |
| 1Ah | REG2F95 | 7:0 | Default : 0x00 | Access : R/W |
| (2 F 95h) | BOX_C_LU_00[1:0] 7:6 Location C block A LSB 2 bits plus value. | | | |
| | BOX_C_RU_01[1:0] | 5:4 | Location C block B LSB | 3 2 bits plus value. |
| | BOX_C_RD_11[1:0] | 3:2 | Location C block C LSB | 3 2 bits plus value. |
| | BOX_C_LD_10[1:0] | 1:0 | Location C block D LSE | 3 2 bits plus value. |



XV_YCC Register (Bank = 2F, Sub-Bank = 25)

| | Register (Bank = 2F, Sub-Bank = 25) | 5) | | | |
|---------------------|--|-----|---|-------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W | |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | 7:0 Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 0A: Reserved. 0C: Register of SNR. 0F: Register of S_VOP. 10: Register of VOP. 12: Register of SCMI. 18: Register of ACE. 19: Register of PEAKING 1A: Register of DLC. 20: Register of OP1_TOP. 21: Register of TDDI. 23: Register of HVSP. 24: Register of PAFRC. 25: Register of XYYCC. 26: Register of DMS. | | |
| | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | 27: Register of ACE2. | <u></u> | |
| 01 | REG2F02 | 7:0 | Default : 0x00 | Access : R/W | |
| (2 F02h) | MAIN_BRI_XV_YCC_EN | 7 | Main window brightne | ss carry bit enable. | |
| 6.0 | POST_MAIN_NOISE_ROUND_EN | 6 | Main window post nois | se rounding enable. | |
| X | POST_MAIN_CON_EN | 5 | Main window post con | trast enable. | |
| | POST_MAIN_BRLEN | 4 | Main window post brig | htness enable. | |
| | XV_YCC_MAIN_MAX_MIN_LIMIT_EN | 3 | Main window rgb com limited enable. | press max and min | |
| | XV_YCC_MAIN_FIX_GAMMA_EN | 2 | Main window fix gamn | na enable. | |
| | XV_YCC_MAIN_DE_GA_CM_EN | 1 | Main window de gamn | na color manage enable. | |
| | XV_YCC_MAIN_DE_GAMMA_EN | 0 | Main window de gamn | - | |
| 01h | REG2F03 | 7:0 | Default : 0x00 | Access : R/W | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|--------------------------|------------------------------------|-----|-----------------------------------|--------------------------|
| (2F03h) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_DE_GAMMA_DITHER_EN | 4 | Main window de gamn | na dither bit enable. |
| | XV_YCC_MAIN_FIX_GAMMA_DITHER_EN | 3 | Main window fix gamn | na dither bit enable. |
| | XV_YCC_MAIN_RGB_COMPRESS_DITHER_EN | 2 | Main window rgb com | press dither bit enable. |
| | XV_YCC_MAIN_RGB_COMPRESS_EN | 1 | Main window rgb com | press enable. |
| | XV_YCC_MAIN_BYPASS_EN | 0 | Main window xv ycc (to enable. | unction block bypass |
|)2h | REG2F04 | 7:0 | Default : 0x00 | Access : R/W |
| 2F04h) | XV_YCC_MAIN_SRGB11[7:0] | 7:0 | Matrix coefficient 11 | e format is s.2.10. |
|)2h | REG2F05 | 7:0 | Default 0x04 | Access : R/W |
| 2F05h) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB11[12:8] | 4:0 | See description of '2F0 |)4h' |
|)3h | REG2F06 | 7:0 | Default : 0x00 | Access: R/W |
| 2F06h) | XV_YCC_MAIN_SRGB12[7:0] | 7.0 | Matrix coefficient 12 th | ne format is s.2.10. |
|)3h | REG2F07 | 7:0 | Default : 0x00 | Access : R/W |
| 2F07h) | | 7:5 | Reserved | |
| | XV_YCC_MAIN_sRGB12[12:8] | 4:0 | See description of '2F0 |)6h'. |
|)4h | REG2F08 | 7:0 | Default : 0x00 | Access : R/W |
| 2F08h) | XV_YCC_MAIN_SRGB13[7:0] | 7:0 | Matrix coefficient 13 th | ne format is s.2.10. |
|)4h | REG2F09 | 7:0 | Default : 0x00 | Access : R/W |
| 2F09h) | | 7:5 | Reserved. | |
| | XV_YCC_MAI/Y_SRSB13[12:8] | 4:0 | See description of '2F0 |)8h'. |
| 05h | REG2F0A | 7:0 | Default: 0x00 | Access : R/W |
| 2F0Ah) | XV_YCC_MAIN_SRGB21[7:0] | 7:0 | Matrix coefficient 21 th | ne format is s.2.10. |
| 5h | REC2F0B | 7:0 | Default: 0x00 | Access : R/W |
| 2F0Bh) | | 7:5 | Reserved. | |
| XV_YCC_MAIN_CRGB21[12:8] | | 4:0 | See description of '2F0Ah'. | |
|)6h | REG2F0C | 7:0 | Default: 0x00 | Access : R/W |
| 2F0Ch) | XV_YCC_MAIN_SRGB22[7:0] | 7:0 | Matrix coefficient 22 th | ne format is s.2.10. |
|)6h | REG2F0D | 7:0 | Default : 0x04 | Access : R/W |
| 2F0Dh) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB22[12:8] | 4:0 | See description of '2F0 | OCh'. |
|)7h | REG2F0E | 7:0 | Default : 0x00 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|------------|-------------------------------|-----|-----------------------------|------------------------------|
| (Absolute) | | | • | |
| (2F0Eh) | XV_YCC_MAIN_SRGB23[7:0] | 7:0 | Matrix coefficient 2 | 3 the format is s.2.10. |
| 07h | REG2F0F | 7:0 | Default: 0x00 | Access: R/W |
| (2F0Fh) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB23[12:8] | 4:0 | See description of ' | 2F0Eh'. |
| 08h | REG2F10 | 7:0 | Default: 0x00 | Access : R/W |
| (2F10h) | XV_YCC_MAIN_SRGB31[7:0] | 7.0 | Matrix coefficient 3 | 1 the format is \$.2.10. |
| 08h | REG2F11 | 7:0 | Default : 0x00 | Access: R/W |
| (2F11h) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB31[12:8] | 4:0 | See description of ' | 2F 1 0h'. |
| 09h | REG2F12 | 7:0 | Default 0x00 | Access : R/W |
| (2F12h) | XV_YCC_MAIN_SRGB32[70] | 7:0 | Matrix coefficient 3 | 2 the format is s.2.10 |
| 09h | REG2F13 | 7:0 | Default 0x00 | Access : R/W |
| (2F13h) | - | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB32[12:8] | 4:0 | See description of | 2F12h' |
| 0Ah | REG2F14 | 7.0 | Default: 0x00 | Access : R/W |
| (2F14h) | XV_YCC_MAIN_SRGB33[7:0] | 7:0 | Matrix coefficient 3 | 3 the format is s.2.10. |
| 0Ah | REG2F15 | 7:0 | Default: 0x04 | Access: R/W |
| (2F15h) | - , - // | 7:5 | Reserved. | |
| | XV_YCC_MAIN_SRGB33[12:8] | 4:0 | See description of ' | 2F14h'. |
| 0Bh | REG2F16 | 7:0 | Default : 0x00 | Access: R/W |
| (2F16h) | XV_YCC_MAIN_R_MIN_LIMIT[7:0] | 7:0 | R min limit value of | brightness input the format |
| | | | is s.12. | |
| OBI | REG2F17 | 7:0 | Default : 0x00 | Access : R/W |
| (2F17h) | - 1 | 7:4 | Reserved. | |
| | XV_YCC_MAIN_R_MIN_LIMIT[11:8] | 3:0 | See description of ' | 2F16h'. |
| 0Ch | REG2F18 | 7:0 | Default : 0x00 | Access: R/W |
| (2F18h) | XV_YCC_MAIN_F_MAX_LIMIT[7:0] | 7:0 | R max limit value of is 12. | f brightness input the forma |
| 0Ch | REG2F19 | 7:0 | Default : 0x00 | Access : R/W |
| (2F19h) | - | 7:4 | Reserved. | |
| | XV_YCC_MAIN_R_MAX_LIMIT[11:8] | 3:0 | See description of ' | 2F18h'. |
| 0Dh | REG2F1A | 7:0 | Default : 0x00 | Access : R/W |



| XV_YCC I | Register (Bank = 2F, Sub-Bank = | 25) | | |
|---------------------|---------------------------------|-----|-----------------------------------|---------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F1Ah) | XV_YCC_MAIN_G_MIN_LIMIT[7:0] | 7:0 | G min limit value of bri is s.12. | ightness input the format |
| 0Dh | REG2F1B | 7:0 | Default: 0x00 | Access : R/W |
| (2F1Bh) | - | 7:4 | Reserved. | |
| | XV_YCC_MAIN_G_MIN_LIMIT[11:8] | 3:0 | See description of '2F1 | Ah'. |
| 0Eh | REG2F1C | 7:0 | Default: 0x00 | Access R/W |
| (2F1Ch) | XV_YCC_MAIN_G_MAX_LIMIT[7:0] | 7:0 | 6 max limit value of bris 12. | ightness input the format |
| 0Eh | REG2F1D | 7.0 | Default : 0x00 | Access : R/W |
| (2F1Dh) | - | 7:4 | Reserved | |
| | XV_YCC_MAIN_G_MAX_LIMIT[11.8] | 3:0 | See description of '2F1 | lCh'. |
| 0Fh | REG2F1E | 7:0 | Default: 0x00 | Access R/W |
| (2F1Eh) | XV_YCC_MAIN_B_MIN_LIMIT[7,0] | 70 | B min limit value of bri | ghtness input the format |
| | | | is s.12. | • |
| 0Fh | REG2F1F | 7:0 | Default: 0x00 | Access : R/W |
| (2F1Fh) | | 7:4 | Reserved. | |
| | XV_YCC_MAIN_B_MIN_LIMIT[11:8] | 3:0 | See description of '2F1 | LEh'. |
| 10h | REG2F20 | 7:0 | Default: 0x00 | Access : R/W |
| (2F20h) | XV_YCC_MAIN_B_MAX_LIMIT[7:0] | 7:0 | B max fimit value of bri | ightness input the format |
| 10 h | REG2F21 | 7:0 | Default : 0x00 | Access : R/W |
| (2F21h) | | 7:4 | Reserved. | |
| | XV_YCC_MAIN_B MAX_LIMIT[11:8] | 3:0 | See description of '2F2 | 20h'. |
| 11h | REG2F22 | 7:0 | Default : 0x00 | Access : R/W |
| (2F22h) | SUB_BRI_XV_YCC_EN | 7 | Sub window brightnes | s carry bit enable. |
| (| POST_SUB_NOISE_ROUND_EN | 6 | Sub window post noise | e rounding enable. |
| | POST_SUB_CON_EN | 5 | Sub window post cont | rast enable. |
| | POST_SUB_BRI_EN | 4 | Sub window post brigh | ntness enable. |
| | XV_YCC_SUB_MAX_MIN_LIMIT_EN | 3 | Sub window rgb compenable. | ress max and min limited |
| | XV_YCC_SUB_FIX_GAMMA_EN | 2 | Sub window fix gamm | a enable. |
| | - | 1 | Reserved. | |
| | XV_YCC_SUB_DE_GAMMA_EN | 0 | Sub window de gamm | a enable. |
| 11h | REG2F23 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | | |
|---------------------|-----------------------------------|-----|---|--------------------------|--|
| (2F23h) | - | 7:5 | Reserved. | | |
| | XV_YCC_SUB_DE_GAMMA_DITHER_EN | 4 | Sub window de gamma dither bit enable. | | |
| | XV_YCC_SUB_FIX_GAMMA_DITHER_EN | 3 | Sub window fix gamma dither bit enable. | | |
| | XV_YCC_SUB_RGB_COMPRESS_DITHER_EN | 2 | Sub window rgb comp | oress dither bit enable. | |
| | XV_YCC_SUB_RGB_COMPRESS_EN | 1 | Sub window rgb comp | ress function enable. | |
| | XV_YCC_SUB_BYPASS_EN | 0 | Sub window xv ycc fur enable. | nction block bypass | |
| L2h | REG2F24 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F24h) | XV_YCC_SUB_SRGB11[7:0] | 7.0 | Matrix coefficient 11 | he format is s.2.10. | |
| .2h | REG2F25 | 7:0 | Default 0x04 | Access : R/W | |
| 2F25h) | - | 7:5 | Reserved. | | |
| | XV_YCC_SUB_SRGB11[12:8] | 4:0 | See description of '2F2 | 24h' | |
| .3h | REG2F26 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F26h) | XV_YCC_SUB_SRGB12[X 0] | 7:0 | Matrix coefficient 12 th | he format is s.2.10. | |
| 13h (2F27h) | REG2F27 | 7.0 | Default : 0x00 | Access : R/W | |
| | - | 7:5 | Reserved | | |
| | XV_YCC_SUB_SKGB12[12:8] | 4:0 | See description of '2F26h'. | | |
| .4h | REG2F28 | 7:0 | Default: 0x00 | Access : R/W | |
| 2F28h) | XV_YCC_SUB_SRCB13[7:0] | 7:0 | Matrix coefficient 13 tl | he format is s.2.10. | |
| .4h | REG2F29 | 7:0 | Default : 0x00 | Access : R/W | |
| 2F29h) | | 7:5 | Reserved. | | |
| | XV_YCC_SUB_SRGR13[12:8] | 4:0 | See description of '2F2 | 28h'. | |
| .5h | REG2F2A | 7:0 | Default : 0x00 | Access : R/W | |
| 2F2Ah) | XV_YCC_SUB_SRGB21[7:0] | 7:0 | Matrix coefficient 21 tl | he format is s.2.10. | |
| .5h | REG2F2B | 7:0 | Default: 0x00 | Access : R/W | |
| 2F2Bh) | | 7:5 | Reserved. | | |
| | XV_YCC_SUB_\$KGB21[12.8] | 4:0 | See description of '2F2 | 2Ah'. | |
| .6h | REG2F2C | 7:0 | Default : 0x00 | Access : R/W | |
| 2F2Ch) | XV_YCC SUB_SRGB22[7:0] | 7:0 | Matrix coefficient 22 tl | he format is s.2.10. | |
| .6h | REG2F2D | 7:0 | Default : 0x04 | Access : R/W | |
| 2F2Dh) | - | 7:5 | Reserved. | | |
| | XV_YCC_SUB_SRGB22[12:8] | 4:0 | See description of '2F2 | 2Ch'. | |
| .7h | REG2F2E | 7:0 | Default : 0x00 | Access : R/W | |



| Total and | Manager | | December 1 | |
|------------------|------------------------------|-----|-----------------------------|-----------------------------|
| Index (Absolute) | Mnemonic) | Bit | Description | |
| (2F2Eh) | XV_YCC_SUB_SRGB23[7:0] | 7:0 | Matrix coefficient 23 | 3 the format is s.2.10. |
| 17h | REG2F2F | 7:0 | Default : 0x00 | Access : R/W |
| (2F2Fh) | - | 7:5 | Reserved. | • |
| | XV_YCC_SUB_SRGB23[12:8] | 4:0 | See description of ' | 2F2Eh'. |
| 18h | REG2F30 | 7:0 | Default: 0x00 | Access : R/W |
| (2F30h) | XV_YCC_SUB_SRGB31[7:0] | 7.0 | Matrix coefficient 3: | 1 the format is \$.2.10. |
| 18h | REG2F31 | 7:0 | Default : 0x00 | Access: R/W |
| (2F31h) | - | 7:5 | Reserved. | |
| | XV_YCC_SUB_SRGB31[12:8] | 4:0 | See description of ' | 2F 3 0h'. |
| 19h | REG2F32 | 7:0 | Default 0x00 | Access : R/W |
| (2F32h) | XV_YCC_SUB_SRGB32[7:0 | 7:0 | Matrix coefficient 32 | 2 the format is s.2.10. |
| 19h | REG2F33 | 7:0 | Default 0x00 | Access : R/W |
| (2F33h) | - | 7:5 | Reserved. | |
| | XV_YCC_SUB_SRGB32[12:8] | 4.0 | See description of | 2F32h' |
| 1Ah | REG2F34 | 7.0 | Default : 0x00 | Access : R/W |
| (2F34h) | XV_YCC_SUB_SR GB33[7:0] | 7:0 | Matrix coefficient 3: | 3 the format is s.2.10. |
| 1Ah | REG2F35 | 7:0 | Default: 0x04 | Access : R/W |
| (2F35h) | | 7:5 | Reserved. | |
| | XV_YCC_SUB_SRCB_3712:81 | 4:0 | See description of ' | 2F34h'. |
| 1Bh | REG2F36 | 7:0 | Default : 0x00 | Access : R/W |
| (2F36h) | XV_YCC_SUB_B_MIN_LIMIT[7:0] | 7:0 | R min limit value of | brightness input the format |
| | WY, | | is s.12. | |
| 1Bh | REG2F37 | 7:0 | Default : 0x00 | Access: R/W |
| (2F37h) | - | 7:4 | Reserved. | |
| | XV_YCC_SUB_R_MIN_LIMIT[11-8] | 3:0 | See description of ' | 2F36h'. |
| 1Ch | REG2F38 | 7:0 | Default : 0x00 | Access: R/W |
| (2F38h) | XV_YCC_SUB_R_MAX_LIMIT[7:0] | 7:0 | R max limit value of is 12. | brightness input the forma |
| 1Ch | REG2F39 | 7:0 | Default : 0x00 | Access : R/W |
| (2F39h) | - | | Reserved. | • |
| | XV_YCC_SUB_R_MAX_LIMIT[11:8] | 3:0 | See description of ' | 2F38h'. |
| 1Dh | REG2F3A | 7.0 | Default : 0x00 | Access : R/W |



| XV_YCC | Register (Bank = 2F, Sub-Bank = | = 25) | | |
|---------------------|---------------------------------|-------|---------------------------------|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2F3Ah) | XV_YCC_SUB_G_MIN_LIMIT[7:0] | 7:0 | G min limit value of bris s.12. | ightness input the format |
| 1Dh | REG2F3B | 7:0 | Default: 0x00 | Access : R/W |
| (2F3Bh) | - | 7:4 | Reserved. | |
| | XV_YCC_SUB_G_MIN_LIMIT[11:8] | 3:0 | See description of '2F. | 3Ah'. |
| 1Eh | REG2F3C | 7.0 | Default: 0x00 | Access R/W |
| (2F3Ch) | XV_YCC_SUB_G_MAX_LIMIT[7:0] | | G max limit value of bris 12. | rightness input the format |
| 1Eh | REG2F3D | 7.0 | Default : 0x00 | Access : R/W |
| (2F3Dh) | - | 7:4 | Reserved | |
| | XV_YCC_SUB_G_MAX_LIMIT[11:8] | 3:0 | See description of '2F. | 3Ch'. |
| 1Fh | REG2F3E | 7:0 | Default: 0x00 | Access R/W |
| (2F3Eh) | XV_YCC_SUB_B_MIN_LIMIT[7:0] | 7 | B min limit value of br | ightness input the format |
| | | | is s.12. | |
| 1Fh | REG2F3F | 7:0 | Default: 0x00 | Access : R/W |
| (2F3Fh) | | 7:4 | Reserved. | |
| | XV_YCC_SUB_B_MIN_LIMIT[[1:8] | 3:0 | See description of '2F. | 3Eh'. |
| 20h | REG2F40 | 7:0 | Default: 0x00 | Access: R/W |
| (2F40h) | XV_YCC_SUB_B_M/X_LIMITI /:0] | 7:0 | B max limit value of br is 12. | rightness input the format |
| 20h | REG2F41 | 7:0 | Default : 0x00 | Access : R/W |
| (2F41h) | | | Reserved. | , |
| | XV_YCC_SUP_F_MAX_LIMIT[11:8] | 3:0 | See description of '2F | 40h'. |
| 21h | REG2F42 | 7:0 | Default : 0x00 | Access : R/W |
| (2F42h) | POST_MAIN_R_BRI_OFFSET(7:0] | 7:0 | Main window post r ch | nannel offset. |
| 21h | REG 2F43 | 7:0 | Default : 0x00 | Access : R/W |
| (2F43h) | | 7:3 | Reserved. | • |
| | POST_MAIN_R_BRI_OFFSET[10:8] | 2:0 | See description of '2F | 42h'. |
| 22h | REG2F44 | 7:0 | Default : 0x00 | Access : R/W |
| (2F44h) | POST_MAIN_6_BRI_OFFSET[7:0] | 7:0 | Main window post g c | hannel offset. |
| 22h | REG2F45 | 7:0 | Default : 0x00 | Access : R/W |
| (2F45h) | - | 7:3 | Reserved. | |
| | POST_MAIN_G_BRI_OFFSET[10:8] | 2:0 | See description of '2F | 44h'. |
| 23h | REG2F46 | 7:0 | Default : 0x00 | Access : R/W |



| Index | Mnemonic | Ri+ | Description | |
|-----------------|------------------------------|------|-----------------------------|-----------------|
| (Absolute) | | DIC. | Description | |
| (2F46h) | POST_MAIN_B_BRI_OFFSET[7:0] | 7:0 | Main window post b | channel offset. |
| 23h | REG2F47 | 7:0 | Default: 0x00 | Access : R/W |
| 2F47h) | - | 7:3 | Reserved. | |
| | POST_MAIN_B_BRI_OFFSET[10:8] | 2:0 | See description of '2 | 2F46h'. |
| 24h | REG2F48 | 7:0 | Default: 0x00 | Access : R/W |
| 2F48h) | POST_MAIN_R_CON_GAIN[7:0] | 7.0 | Main window post r | channel gain. |
| 24h | REG2F49 | 7:0 | Default : 0x00 | Access: R/W |
| 2F49h) | - | 7:4 | Reserved. | |
| | POST_MAIN_R_CON_GAIN[11:8] | 3:0 | See description of '2 | ⊵F48h' |
| 25h | REG2F4A | 7:0 | Default 0x0 | Access : R/W |
| 2F4Ah) | POST_MAIN_G_CON_GAIN[7:0] | | Main window post g | |
| 25h | REG2F4B | 7:0 | Default 0x00 | Access : R/W |
| 2F4Bh) | - | 7:4 | Reserved. | |
| | POST_MAIN_G_CON_GAIN[11:8] | 3.0 | See description of 12 | 2F4Ah' |
| :6h | REG2F4C | | Default : 0x00 | Access : R/W |
| 2F4Ch) | POST_MAIN_B_CON_GAIN[7:0] | | Main window post b | |
| 26h | REG2F4D | | Default : 0x00 | Access : R/W |
| 2F4Dh) | | | Reserved | , |
| | POST MAIN B CON GAIN[11:8] | | See description of '2 | ⊵F4Ch'. |
| .7h | REG2F4E | | Default : 0x00 | Access : R/W |
| 2F4Eh) | POST_SUB_R_BRI_OFFSET[7:0] | | Sub window post r | <u> </u> |
| 7h | REG2F4F | | Default : 0x00 | Access : R/W |
| 2 F 4Fh) | - 4 | | Reserved. | 11.0000 11.4 11 |
| | POST_SUB_R_BRI_OFFSET[10:8] | | See description of '2F4Eh'. | |
| 28h | REG2F50 | | Default : 0x00 | Access : R/W |
| 2F50h) | POST_SUB_G_BRI_OFFSET[7:0] | | Sub window post g | |
| 28h | REG2F51 | | Default : 0x00 | Access : R/W |
| 2F51h) | - | | Reserved. | |
| - | POST_SUB_G_BRI_OFFSET[10:8] | | See description of '2 | PF50h' |
| 9h | REG2F52 | | Default : 0x00 | Access : R/W |
| 2F52h) | POST_SUB_B_BRI_OFFSET[7:0] | | Sub window post b | |
| | REG2F53 | | Default : 0x00 | Access : R/W |
| 2F53h) | INCUZI 33 | | Reserved. | ACCESS . R/ W |



| index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------------|----------------|---------------------------------------|-------------------------|
| | POST_SUB_B_BRI_OFFSET[10:8] | 2:0 | See description of '2 | F52h'. |
| 2Ah | REG2F54 | 7:0 | Default : 0x00 | Access : R/W |
| 2F54h) | POST_SUB_R_CON_GAIN[7:0] | 7:0 | Sub window post r | channel gain. |
| Ah | REG2F55 | 7:0 | Default: 0x00 | Access : R/W |
| (2F55h) | - | 7:4 | Reserved. | XU |
| | POST_SUB_R_CON_GAIN[11:8] | 3.0 | See description of '2 | 2F54h'. |
| Bh | REG2F56 | 7:0 | Default : 0x00 | Access: R/W |
| 2F56h) | POST_SUB_G_CON_GAIN[7:0] | 7:0 | Sub window post g | channel gain. |
| Bh | REG2F57 | 7:0 | Default: 0x00 | Access : R/W |
| 2F57h) | - | 7:4 | Reserved | |
| | POST_SUB_G_CON_GAIN[11:8] | 3:0 | See description of '2 | F56h'. |
| Ch | REG2F58 | 7:0 | Default 0x00 | Access : R/W |
| 2F58h) | POST_SUB_B_CON_GAIN[X 0] | 7:0 | Sub window post | channel gain. |
| 2Ch (2F59h) | REG2F59 | 7:0 | Default : 0x00 | Access : R/W |
| | | 7:4 | Reserved. | |
| | POST_SUB_B_CON_GAIN[11:8] | 3:0 | See description of '2 | F58h'. |
| Dh | REG2F5A | 7:0 | Default: 0x00 | Access : R/W |
| 2F5Ah) | GAIN1_TH[7:0] | 7:0 | Hbc gain1 threshold | |
| Dh 🚺 | REG2 F5B | 7:0 | Default: 0x00 | Access : R/W |
| 2F5Bh) | | 7:1 | Reserved. | |
| M | GAMMA_OD_PIPE_SEL | 0 | | select, 0: Gamma before |
| | | | od, 1: Gamma after | |
| En PECON | REG2F5C | | Default : 0x00 | Access: R/W |
| 2F5Ch) | DUMMY0[7:0] | 7:0 | , , | |
| Eh 2F5Dh | REC2F5D | | Default : 0x00 | Access : R/W |
| | DUMMY0[15:8] | 7:0 | · · · · · · · · · · · · · · · · · · · | |
| Fh 2F5Eh) | REG2F5E | | Default : 0x00 | Access : R/W |
| | DUMMY1[7,0] | 7:0 | , , | |
| Fh PESEN) | REG2F5F | | Default : 0x00 | Access : R/W |
| (2F5Fh) | DUMMY1[15:8] | 7:0 | See description of '2 | l+5Eh'. |
| | DECOECO | | B C !: 6 66 | A |
| Oh 2F60h) | REG2F60 | 7:0 7:5 | | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|------------------------------------|-----|
| | AUTO_FIT_EN | 3 | Enable auto fit window size. | |
| | SW_FREEZE_IDX | 2 | Software freeze pattern enable. | |
| | AUTO_IDX_EN | 1 | Auto run pattern enable. | |
| | PG_EN | 0 | Pattern generate enable. | • |
| 0h | REG2F61 | 7:0 | Default: 0x00 Access: R | ·/W |
| 2F61h) | - | 7.4 | Reserved. | |
| | PAT_DELTA[3:0] | 3:0 | Pattern increase delta value. | |
| 1h | REG2F62 | 7:0 | Default: 0x00 Access: R | t/W |
| 2F62h) | - | 7:5 | Reserved. | • |
| | SW_SET_IDX[4:0] | 4:0 | Software set pattern idx. | |
| 1h | REG2F63 | 7:0 | Default: 0x00 Access: R | /W |
| 2F63h) | PAT_PERIOD[7:0] | 7:0 | Per pattern period, unit is frame. | |
| 2h | REG2F64 | 7:0 | Default : 0xFF Access : R | i/W |
| 2F64h) | PAT_R[7:0] | 7.0 | R fix color. | |
| 2h | REG2F65 | 7:0 | Default: 0x03 Access: R | i/W |
| 2F65h) | | 7:2 | Reserved | |
| | PAT_R[9:8] | 1:0 | See description of '2F64h'. | |
| 3h | REG2F66 | 7:0 | Default : 0xFF Access : R | i/W |
| 2F66h) | PAT_G[7:0] | 7:0 | G fix color. | |
| 3h | REG2F67 | 7:0 | Default: 0x03 Access: R | i/W |
| 2F67h) | - (//// | 7:2 | Reserved. | |
| | PAT_G[9:8] | 1:0 | See description of '2F66h'. | |
| 4 h | REG2F68 | 7:0 | Default : 0xFF | l/W |
| 2F68h) | PAT_B[7:0] | 7:0 | B fix color. | |
| 4h | REG2F69 | 7:0 | Default : 0x03 Access : R | i/W |
| 2F69h) | | 7:2 | Reserved. | |
| | PAT_B[9:8] | 1:0 | See description of '2F68h'. | |
| 0h | REG2FA0 | 7:0 | Default : 0x00 Access : R | k/W |
| 2FA0h) | OSD_W1N0_X0[7:0] | 7:0 | OSD window0 x0 position. | |
| 0h | REG2FA1 | 7:0 | Default : 0x00 Access : R | k/W |
| 2FA1h) | - | 7:4 | Reserved. | |
| | OSD_WIN0_X0[11:8] | 3:0 | See description of '2FA0h'. | |
| 1h | REG2FA2 | 7:0 | Default : 0x00 Access : R | |



| XV_YCC | Register (Bank = 2F, Sub-Bank | = 25) | | |
|---------------------|-------------------------------|-------|-----------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (2FA2h) | OSD_WIN0_X1[7:0] | 7:0 | OSD window0 x1 pos | sition. |
| 51h | REG2FA3 | 7:0 | Default: 0x00 | Access : R/W |
| (2FA3h) | - | 7:4 | Reserved. | • |
| | OSD_WIN0_X1[11:8] | 3:0 | See description of '2 | FA2h'. |
| 52h | REG2FA4 | 7:0 | Default: 0x00 | Access : R/W |
| (2FA4h) | OSD_WIN0_Y0[7:0] | 7.0 | OSD window0 y0 po | sition. |
| 52h | REG2FA5 | 7:0 | Default : 0x00 | Access: R/W |
| (2FA5h) | - | 7:4 | Reserved. | |
| | OSD_WIN0_Y0[11:8] | 3:0 | See description of '2 | FA4h'. |
| 53h | REG2FA6 | 7:0 | Default 0x00 | Access : R/W |
| (2FA6h) | OSD_WIN0_Y1[7:0] | 7:0 | OSD window0 y1 pos | sition. |
| 53h | REG2FA7 | 7:0 | Default 0x00 | Access : R/W |
| (2FA7h) | - | 7:4 | Reserved. | |
| | OSD_WIN0_Y1[11:8] | 3.0 | See description of 2 | FA6h' |
| 54h | REG2FA8 | 7.0 | Default : 0x00 | Access : R/W |
| (2FA8h) | OSD_WIN1_X0[7:0] | 7:0 | OSD window1 x0 pos | sition. |
| 54h | REG2FA9 | 7:0 | Default: 0x00 | Access : R/W |
| (2FA9h) | - , - // | 7:4 | Reserved. | • |
| | OSD_WIN1_X0[11.8] | 3:0 | See description of '2 | FA8h'. |
| 55h | REG2FAA | 7:0 | Default : 0x00 | Access : R/W |
| (2FAAh) | OSD_WIN1 X117 01 | 7:0 | OSD window1 x1 po | sition. |
| 55h | REG2FAL | 7:0 | Default : 0x00 | Access : R/W |
| (2FABh) | - 4 4 | 7:4 | Reserved. | - |
| | OSD_WIN1_X1[11:8] | 3:0 | See description of '2 | FAAh'. |
| 56h | REG 2FAC | 7:0 | Default : 0x00 | Access : R/W |
| (2FACh) | 050_WIN1_Y0[7:0] | 7:0 | OSD window1 y0 pos | sition. |
| 56h | REG2FAD | 7:0 | Default : 0x00 | Access : R/W |
| (2FADh) | - | 7:4 | Reserved. | - |
| | OSD_WIN1_Y0[11:8] | 3:0 | See description of '2 | FACh'. |
| 57h | REG2FAE | | Default : 0x00 | Access : R/W |
| (2FAEh) | OSD_WIN1_Y1[7:0] | | OSD window1 y1 po | |
| 57h | REG2FAF | | Default : 0x00 | Access : R/W |
| (2FAFh) | - | 7:4 | Reserved. | • |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|--------------------|--------------|
| (Absolute) | OSD_WIN1_Y1[11:8] | 3:0 | See description of | '2FAEh'. |
| 58h | REG2FB0 | | Default : 0x00 | Access : R/W |
| (2FB0h) | OSD_WIN2_X0[7:0] | 7:0 | OSD window2 x0 p | oosition. |
| 58h | REG2FB1 | 7:0 | Default: 0x00 | Access : R/W |
| (2FB1h) | - | 7:4 | Reserved. | X C |
| | OSD_WIN2_X0[11:8] | 3.0 | See description of | '2FB0h'. |
| 59h | REG2FB2 | 7:0 | Default : 0x00 | Access : R/W |
| 2FB2h) | OSD_WIN2_X1[7:0] | 7:0 | SD window2 x1 p | position. |
| 59h | REG2FB3 | 7:0 | Default : 0x00 | Access : R/W |
| 2FB3h) | - | 7:4 | Reserved | • |
| | OSD_WIN2_X1[11:8] | 3:0 | See description of | '2FB2h'. |
| 5Ah | REG2FB4 | 7:0 | Default 0x00 | Access : R/W |
| (2FB4h) | OSD_WIN2_Y0[7:0] | 7:0 | OSD window2 y0 | position. |
| 5Ah | REG2FB5 | 7:0 | Default : 0x00 | Access : R/W |
| 2FB5h) | | 7.4 | Reserved. | |
| | OSD_WIN2_Y0[11:8] | 3:0 | See description of | '2FB4h'. |
| 5Bh | REG2FB6 | 7:0 | Default: 0x00 | Access : R/W |
| 2FB6h) | OSD_WIN2_Y1[7:0] | 7:0 | OSD window2 y1 p | oosition. |
| 5Bh | REG2FB7 | 7:0 | Default: 0x00 | Access : R/W |
| 2FB71) | - ^\ | 7:4 | Reserved. | |
| | OSD_WIN2_Y1[11.8] | 3:0 | See description of | '2FB6h'. |
| 5Ch | REG2FB8 | 7:0 | Default: 0x00 | Access : R/W |
| (2 F B8h) | OSD_WIN3_X0[7:0] | 7:0 | OSD window3 x0 p | oosition. |
| Ch | REC2FB9 | 7:0 | Default: 0x00 | Access : R/W |
| (2FB9h) | - | 7:4 | Reserved. | |
| | OSD_WIN3_X0[11:8] | 3:0 | See description of | '2FB8h'. |
| 5Dh | REG2FBA | 7:0 | Default: 0x00 | Access : R/W |
| 2FBAh) | OSD_WIN3_X1[7:0] | 7:0 | OSD window3 x1 p | oosition. |
| Dh | REG2FBB | 7:0 | Default: 0x00 | Access : R/W |
| 2FBBh) | - | 7:4 | Reserved. | |
| | OSD_WIN3_X1[11:8] | 3:0 | See description of | '2FBAh'. |
| 5Eh | REG2FBC | 7:0 | Default: 0x00 | Access : R/W |
| (2FBCh) | OSD_WIN3_Y0[7:0] | 7:0 | OSD window3 y0 p | oosition. |



| XV_YCC | Register (Bank = 2F, Sub-Bank = 2 | 25) | | |
|---------------------|-----------------------------------|-----|-------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 5Eh | REG2FBD | 7:0 | Default : 0x00 | Access : R/W |
| (2FBDh) | - | 7:4 | Reserved. | |
| | OSD_WIN3_Y0[11:8] | 3:0 | See description of '2F | BCh'. |
| 5Fh | REG2FBE | 7:0 | Default: 0x00 | Access : R/W |
| (2FBEh) | OSD_WIN3_Y1[7:0] | 7:0 | OSD window3 y1 posi | tion. |
| 5Fh | REG2FBF | 7.0 | Default 0x00 | Access . R/W |
| (2FBFh) | - | 7:4 | Reserved. | |
| | OSD_WIN3_Y1[11:8] | 3:0 | see description of '2F | BEh'. |
| 60h | REG2FC0 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC0h) | OSD_WIN4_X0[7:0] | 7:0 | OSD window4 x0 posi | tion. |
| 60h | REG2FC1 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC1h) | - | 7:4 | Reserved | |
| | OSD_WIN4_X0[11:8] | 3:0 | See description of 2F | C0h |
| 61h | REG2FC2 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC2h) | OSD_WIN4_X1[X0] | 7.0 | OSD window4 x1 posi | tion. |
| 61h | REG2FC3 | 7:0 | Default 0x00 | Access : R/W |
| (2FC3h) | | 7:4 | Reserved. | |
| | OSD_WIN4_X1[11:8] | 3:0 | See description of '2F | C2h'. |
| 62h | REG2FC4 | 7:0 | Default: 0x00 | Access : R/W |
| (2FC4h) | OSD_WIN4_Y0[X:0] | 7:0 | OSD window4 y0 posi | tion. |
| 62h | REG2FC5 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC5h) | - /// | 7:4 | Reserved. | |
| | OSD_WIN4_70[11:8] | 3:0 | See description of '2Fo | C4h'. |
| 63h | REG2FC6 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC6h) | OSD_WIN4_Y1[7:0] | 7:0 | OSD window4 y1 posi | tion. |
| 63h | REG2FC7 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC7h) | - XV | 7:4 | Reserved. | - |
| | OSD_WIN4_Y1[11:8] | 3:0 | See description of '2Fo | C6h'. |
| 64h | REG2FC8 | | Default : 0x00 | Access: R/W |
| (2FC8h) | LENGTH[7:0] | 7:0 | | 7 |
| 54h | REG2FC9 | 7:0 | Default : 0x00 | Access : R/W |
| (2FC9h) | - | | Reserved. | , |
| | LENGTH[9:8] | | See description of '2Fo | C8h'. |



| Index (Absolute) | Mnemonic | | Description | |
|------------------|--------------------|-----|-------------------------|--------------|
| 65h | REG2FCA | 7:0 | Default : 0x00 | Access : R/W |
| (2FCAh) | WAIT_CNT[7:0] | 7:0 | LVDS vbi tx wait cy | /cle. |
| 66h | REG2FCC | 7:0 | Default: 0x00 | Access : R/W |
| (2FCCh) | TYPE[7:0] | 7:0 | LVDS vbi tx TYPE. | A • |
| 66h | REG2FCD | 7:0 | Default: 0x00 | Access : R/W |
| (2FCDh) | - | 7. | Reserved. | |
| | TYPE[9:8] | 1:0 | See description of | '2FCCh' |
| 67h | REG2FCE | 7:0 | Default : 0x00 | Access : R/W |
| (2FCEh) | HEADER_PW[7:0] | 7:0 | UVDS vbi header passwd. | |
| 67h | REG2FCF | 7:0 | Default 0x00 | Access : R/W |
| (2FCFh) | - | 7:2 | Reserved. | |
| | HEADER_PW[9:8] | 1:0 | See description of | '2FCEh' |
| 68h | REG2FD0 | 7:0 | Default : 0x00 | Access: R/W |
| (2FD0h) | | 7.5 | Reserved. | |
| | OSD_WIN_VALID[4:0] | 4.0 | OSD window valid | bit. |
| 68h | REG2FD1 | 7:0 | Default 0x00 | Access : R/W |
| (2FD1h) | VBI_FIRE | 7 | LVDS voi fire. | |
| | | 6:1 | Reserved. | |
| | LVDS_VBI_EN | 0 | LVDS vbi tx enable | |



SPIKE_NR Register (Bank = 2F, Sub-Bank = 26)

| Index (Absolute | Mnemonic) | Bit | Description | |
|--------------------|--|-----------------------------------|---|--|
| 00h | REG2F00 | 7:0 | Default: 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/In: 01: Register of IP1 Mai 02: Register of IP2 Mai 03: Register of IP1 Sub 04: Register of IP2 Sub 05: Register of OPM. 06: Register of DNR. 06: Register of DNR. 07: Register of SNR 08: Register of SNR 09: Register of SNR 10: Register of SCMI 10: Register of SCMI 11: Register of ACE. 10: Register of DLC. 20: Register of OP1 TO 21: Register of ELA. 22: Register of TDDI | terrupt. n Window. n Window. Window. Window. |
| | | | 23: Register of HVSP.24: Register of PAFRC.25: Register of xVYCC. | |
| 1 | | | 24: Register of PAFRC.25: Register of xVYCC.26: Register of DMS. | |
| 1 | | | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. | |
| | REG2FA0 | 7,6 | 24: Register of PAFRC.25: Register of xVYCC.26: Register of DMS. | Access : R/W |
| | REG2FA0 | 7:0 7:0 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. | Access : R/W |
| | REG2FA0 - V_G_LPF_EN_F1 | | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 | - |
| | - | 7:6 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. | - |
| | - V_C_LPF_EN_F1 | 7:o 5 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt | er Enable F1. |
| | - V_C_LPF_EN_F1 SPIKE_NR_EN_F1 | 7:6 5 4 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt Spike NR Enable F1. | er Enable F1. |
| | - V_C_LPF_EN_F1 SPIKE_NR_EN_F1 | 7:0 5 4 3 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt Spike NR Enable F1. Spike NR motion ratio e | er Enable F1. enable. |
| | - V_C_LPF_EN_F1 SPIKE_NR_EN_F1 SPIKE_NR_MR_EN - V_C_LPE_EN_F2 | 7:0 5 4 3 2 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt Spike NR Enable F1. Spike NR motion ratio of Reserved. Vertical C Low Pass Filt | er Enable F1. enable. |
| 2FA0h) | - V_C_LPF_EN_F1 SPIKE_NR_EN_F1 SPIKE_NR_MR_EN - V_C_LPE_EN_F2 SPIKE_NR_EN_F2 | 7:6 5 4 3 2 1 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt Spike NR Enable F1. Spike NR motion ratio of Reserved. Vertical C Low Pass Filt Spike NR motion ratio of Reserved. Vertical C Low Pass Filt Spike NR Enable F2. | er Enable F1. enable. er Enable F2. |
| 50h (2FA0h) | - V_C_LPF_EN_F1 SPIKE_NR_EN_F1 SPIKE_NR_MR_EN - V_C_LPE_EN_F2 | 7:6 5 4 3 2 1 0 | 24: Register of PAFRC. 25: Register of xVYCC. 26: Register of DMS. 27: Register of ACE2. Default: 0x44 Reserved. Vertical C Low Pass Filt Spike NR Enable F1. Spike NR motion ratio of Reserved. Vertical C Low Pass Filt | er Enable F1. enable. |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------------------|-----|------------------------------|--------------|
| 51h | REG2FA3 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA3h) | - | 7:5 | Reserved. | 1 |
| | P_THRD_1[4:0] | 4:0 | Spike NR P threshold 1. | • |
| 53h | REG2FA6 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA6h) | - | 7 | Reserved | X C |
| | D_31_STEP[2:0] | 6:4 | Spike NR D31 Step. | |
| | - | 3 | Reserved. | |
| | D_11_21_STEP[2:0] | 2:0 | Spike NR D11_21 Step. | |
| 53h | REG2FA7 | 7:0 | Default : 0x00 | Access : R/W |
| (2FA7h) | - | 7:3 | Reserved. | • |
| | YP_22_STEP[2:0] | 2:0 | Spike NR YP22 Step. | |
| 55h | REG2FAA | 7:0 | Default : 0x10 | Access R/W |
| (2FAAh) | SPIKE_NR_MOTION_LUT_0[7:0] | 7:0 | Spike NR motion ratio look- | p-table 0. |
| 55h | REG2FAB | 7:0 | Default: 0x32 | Access : R/W |
| (2FABh) | SPIKE_NR_MOTION_LUT_1[7:0] | 7:0 | Spike NR motion ratio look-u | up-table 1. |
| 56h | REG2FAC | 7.0 | Default : 0x54 | Access : R/W |
| (2FACh) | SPIKE_NR_MOTION_LUT_2[7:0] | 7:0 | Spike NR motion ratio look-u | ıp-table 2. |
| 56h | REG2FAD | 7.0 | Default: 0x76 | Access : R/W |
| (2FADh) | SPIKE_NR_MOTION_LUT_3[7:0] | 7:0 | Spike NR motion ratio look-u | ıp-table 3. |
| 57h | REG2FAE | 7:0 | Default: 0x98 | Access : R/W |
| (2FAEh) | SPIKE_NR_MOTION_LUT_4[7:0] | 7:0 | Spike NR motion ratio look-u | ıp-table 4. |
| 57h | REG2FAF | 10 | Default : 0xBA | Access : R/W |
| (2FAFh) | SPIKE_NR_MOTION_LUT_5[7:0] | 7 0 | Spike NR motion ratio look-u | ıp-table 5. |
| 58h | REG2FB0 | 7:0 | Default : 0xDC | Access : R/W |
| (2FB0h) | SPIKE_NR_MOTION_LUT_6[7:0] | 7:0 | Spike NR motion ratio look-u | ıp-table 6. |
| 58h | REG2FB1 | 7:0 | Default : 0xFE | Access : R/W |
| (2FB1h) | SPIKE_NR_MOTION_LUT_7[7:0] | 7:0 | Spike NR motion ratio look-u | up-table 7. |



ACE2 Register (Bank = 2F, Sub-Bank = 27)

| ACE2 Re | gister (Bank = 2F, Sub-E | Bank = | 27) | |
|---------------------|--------------------------|--------|---|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG2F00 | 7:0 | Default : 0x00 | Access : R/W |
| (2F00h) | MODULE_REGBANK[7:0] | 7:0 | Register Bank Select. 00: Register of OSD/Interrupt. 01: Register of IP1 Main Window. 02: Register of IP2 Main Window. 03: Register of IP1 Sub Window. 04: Register of IP2 Sub Window. 05: Register of OPM. 06: Register of DNR. 07: Register of SNR. 07: Register of SNR. 07: Register of S_VOP. 10: Register of VOP 12: Register of SCMI. 18: Register of ACE. 19: Register of DLC. 20: Register of OP1_TOP. 21: Register of TDDI. 23: Register of TDDI. | |
| | ALK. | | 24: Register of PAFRC. 25: Register of xVYCC. | |
| | | | 26: Register of DMS. | |
| 12 | | | 27: Register of ACE2. | |
| 20h | REG2F40 | 7:0 | Default : 0x00 | Access : R/W |
| (2F40h) | - | 7:6 | Reserved. | |
| | SUB_CTI_MEDIAN_EN | 5 | Sub window CTI median ena | able. |
| X | SUP_CTI_EN | 4 | Sub window CTI enable. | |
| | Y X V | 3:2 | Reserved. | |
| | MAIN_CTI_MEDIAN_EN | 1 | Main window CTI median er | nable. |
| | MAIN_CTI_EN | 0 | Main window CTI enable. | |
| 21h | REG2F42 | 7:0 | Default : 0x00 | Access : R/W |
| (2F42h) | - | 7:6 | Reserved. | |
| | MAIN_CTI_STEP[1:0] | 5:4 | Main window CTI step. | |
| | | 3 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---------------------------|-----|-----------------------------|---------------------|
| | MAIN_CTI_LPF_COEF[2:0] | 2:0 | Main window CTI low pass fi | lter coefficient. |
| 21h | REG2F43 | 7:0 | Default : 0x00 | Access : R/W |
| (2F43h) | - | 7:4 | Reserved. | |
| | MAIN_CTI_CORING_THRD[3:0] | 3:0 | Main window CTI coring thre | eshold. |
| 22h | REG2F44 | 7:0 | Default : 0x0 | Access : R/W |
| (2F44h) | - | 7:6 | Reserved | |
| | MAIN_CTI_BAND_COEF[5:0] | 5:0 | Main window CTI band pass | filter coefficient. |
| 23h | REG2F46 | 7:0 | Default: 0x00 | Access : R/W |
| (2F46h) | - | 7:6 | Reserved. | • |
| | SUB_CTI_STEP[1:0] | 5:4 | Sub window CTI step. | |
| | - | 3 | Reserved. | |
| | SUB_CTI_LPF_COEF[2:0] | 2:0 | Sub window CTI low pass fil | ter enable |
| 23h | REG2F47 | 7:0 | Default: 0x00 | Access : R/W |
| (2F47h) | - | 7:4 | Reserved. | |
| | SUB_CTI_CORING_THRD[3:0] | 3:0 | Sub window CTI coring three | shold. |
| 24h | REG2F48 | 7.0 | Default : 0x00 | Access : R/W |
| (2F48h) | | 7:6 | Reserved. | |
| | SUB_CTI_BAND_COEF[5:0] | 5:0 | Sub window CTI band pass f | ilter coefficient. |
| 25h 🕠 26h | · / // | 7:0 | Default : - | Access : - |
| | | - | Reserved. | |
| (2F4Ah ~ (2F4Dh) | | | | |



RTC Register (Bank = 34)

| RTC Regi | ster (Bank = 34) | | | |
|------------------------|---|----------|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 40h | REG3480 | 7:0 | Default : 0x21 | Access : R/W |
| (3480h) | C_INT_CLEAR | 7 | Clear RTC interrupt. | |
| | C_INT_FORCE | 6 | Force RTC interrupt to be 1. | |
| | C_INT_MASK | 5 | Mask RTC interrupt. | |
| | C_READ_EN | 4 | Read enable for reading value generate one-shot signal for | e from RTC counter (write and latching rtc_cnt). |
| | C_LOAD_EN | 3 | Load enable for loading value generate one-shot enable sig | - |
| | C_WRAP_EN | 2 | Wrap RTC counter when com | atch_val is reached. |
| | C_CNT_EN | 1 | Enable RTC counter. | |
| | C_SOFT_RSTZ | 0 | RTC software reset (low activ | re). |
| 41h REG3482 | | 7:0 | Defaulty 0xFF | Access : R/W |
| (3482h) | C_FREQ_CW[7:0] | 7:0 | Frequency control word of RT | |
| | ~0, | <u> </u> | Clock frequency of RTC count XTAL_frequency/control_work | |
| 41h | REG3483 | 7:0 | Default : 0x7F | Access : R/W |
| (3483h) | C_FREQ_CW[15:8] | 7:0 | See description of '3482h'. | |
| 42h | REG3484 | 7:0 | Default: 0x00 | Access : R/W |
| (3484h) | C_FREQ_CW[23:16] | 7:0 | See description of '3482h'. | |
| 42h | REG3485 | 7:0 | Default : 0x00 | Access : R/W |
| (3485h) | C_FREQ_CW[31.24] | 7:0 | See description of '3482h'. | T |
| 43 h | REG3486 | 7:0 | Default : 0x00 | Access : R/W |
| (3 <mark>4</mark> 86h) | C_LOAD_VAL[7]0] | 7:0 | Value to load into RTC counter | er. |
| 43h | REG3487 | 7.0 | Default: 0x00 | Access : R/W |
| (3487h) | C_LOAD_VAL[15:8] | 7:0 | See description of '3486h'. | 1 |
| 44h | REG3488 | 7:0 | Default : 0x00 | Access : R/W |
| (3488h) | C_LOAD_VAL[23,16] | 7:0 | See description of '3486h'. | |
| 44h | REG3489 | 7:0 | Default : 0x00 | Access : R/W |
| (3489h) | (3489h) C_LOAD_VAL[31:24] 7:0 See description of '3486h'. | | | |
| 45h | REG348A | 7:0 | Default : 0xFF | Access : R/W |
| (348Ah) | C_MATCH_VAL[7:0] | 7:0 | Counter match value. | |
| 45h | REG348B | 7:0 | Default : 0xFF | Access : R/W |



| RTC Regi | ster (Bank = 34) | | |
|---------------------|--------------------|-----|-----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description |
| (348Bh) | C_MATCH_VAL[15:8] | 7:0 | See description of '348Ah'. |
| 46h (348Ch) | REG348C | 7:0 | Default : 0xFF Access : R/W |
| | C_MATCH_VAL[23:16] | 7:0 | See description of '348Ah'. |
| 46h | REG348D | 7:0 | Default : 0xFF Access : R/W |
| (348Dh) | C_MATCH_VAL[31:24] | 7:0 | See description of '348Ah |
| 47h (348Eh) | REG348E | 7:0 | Default 1 0x00 Access : RO |
| | - | 7:2 | Reserved. |
| | RTC_INT | 1 | RTC interrupt status. |
| | RTC_RAW_INT | 0 | Raw Interrupt status. |
| 48h | REG3490 | 7:0 | Default: 0x00 Access: RO |
| (3490h) | RTC_CNT[7:0] | ·0 | RTC counter value. |
| 48h | REG3491 | 7:0 | Default: 0x00 Access: RO |
| (3491h) | RTC_CNT[15:8] | 7:0 | See tescription of '3490h'. |
| 49h | REG3492 | 7:0 | Default 0x00 Access : RO |
| (3492h) | RTC_CNT[23:16] | 7:0 | See description of '3490h'. |
| 49h | REG3493 | 7:0 | Default: 0x00 Access: RO |
| (3493h) | RTC_CNT[31:24] | 7:0 | See description of 13490h'. |



MIIC Register (Bank = 34)

| MIIC Reg | gister (Bank = 34) | | | |
|------------------------------|--------------------------|-------------------|--|----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 10h | REG3420 | 7:0 | Default : 0x00 | Access : R/W |
| (3420h) | MENABLE | 7 | Master IIC enable. | |
| | SBIT | 6 | Start bit assert. | A • |
| | PBIT | 5 | Stop bit assert. | XU |
| | MACKO | 4 | Ack output | |
| | MACKI | 3 | Ack input. | |
| | - | 2 | Reserved. | |
| | CLR_NEW_DATA | 1 | Clear new data flag,. 1. Clear. | |
| | | | 0: No use. | |
| 441. | - PEG2422 | 7.0 | Reserved. | 4 |
| 11h (3422h) | REG3422 MCLK_SEL[7:0] | 7:0 7:0 | Default 0x00 Master IIC 0 clock select. | Access : R/W |
| | | | 2: CLK/8 3/ CLK/16. 4: CLK/32. 5: CLK/64. 6: CLK/128. 7: CLK/256. 8: CLK/512. 9: CLK/1024. | |
| | | | Others: CLK/2. | |
| 12 <mark>h</mark> (3424h) | REG3424 | 7.0 | Default : 0x00 | Access : R/W |
| | WMBUF[7:0] | 7.0 | Write data. | T |
| 13h (3426h) | REG3426 | 7:0 | Default : 0x00 | Access : RO |
| - | RMEUF[7:0] | 7:0 | Read data. | |
| 14h (3428h) | REG3428 | 7:0 | Default : 0x00 | Access : RO, R/W, WO |
| (372011) | - | 7:4 | Reserved. | |
| | MIIC_RST | 3 | Set 1 to reset Master IIC circ | uit. |
| | RD_START | 2 | Set 1 to start byte reading. | |
| | INT_CLR | 1 | Set 1 to clear IIC 0 interrupt | status. |
| | INT_STATUS | 0 | Write/read/stop finish. Used for software polling, the | e bit is set if byte write, byte |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|----------------|-----|--------------------------|-------------------------------------|
| | | | read or stop is finished | . |
| | | | The interrupt status ca | n be cleared by writing INT_CLR bit |
| 15h | REG342A | 7:0 | Default : 0x00 | Access : R/W |
| (342Ah) | MIIC_RES[6:0] | 7:1 | Master IIC reset. | |
| | EN_STOP_INT | 0 | Enable stop interrupt. | |
| 15h | REG342B | 7:0 | Default : 0x00 | Access : R/W |
| (342Bh) | MIIC_RES[14:7] | 7:0 | See description of '342 | Ah'. |
| 18h | REG3430 | 7:0 | Default: 0x00 | Access: R/W |
| (3430h) | MSTART[7:0] | 7:0 | Master IIC DMA target | start address. |
| 18h | REG3431 | 7:0 | Default: 0x00 | Access : R/W |
| (3431h) | - | 7 | Reserved. | |
| | MSTART[14:8] | 6:0 | See description of '343 | Dh'. |
| 19h | REG3432 | 7:0 | Default 0x00 | Access : R/W |
| (3432h) | MCOUNT[7:0] | 7:0 | Master IIC DMA byte c | ount. |
| | | | 0: 1 byte. | |
| | | | 1: 2 bytes. | |
| 19h | DEC2422 | | n: N+1 bytes. | A |
| 19n (3433h) 🖊 | REG3433 | 7.0 | Default : 0x00 | Access : R/W |
| (3 13311) | MİIC_DMA_EN | () | Master IIC DMA enable | |
| | MCOUNT[14:8] | 6:0 | See description of '343 | |
| IAh (2424h) | REG3434 | 7:0 | Default : 0x00 | Access : R/W |
| 3434h) | | 7:2 | Reserved. | |
| | EELOAD_DEV1_EN | | EERROM load to VD en | |
| | EELOAD_DEVO_EN | Ū | FEPROM load to HK en | |
| lAh | REG3435 | 7:0 | Default : 0x00 | Access : RO |
| (3435h) | DMA_END | 7 | DMA finish flag. | |
| | | 6:0 | Reserved. | |



PWM Register (Bank = 34)

| PWM Reg | gister (Bank = 34) | | | |
|---------------------|--------------------|-----|-----------------------------|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 31h | REG3462 | 7:0 | Default : 0xFF | Access : R/W |
| (3462h) | UNIT_DIV[7:0] | 7:0 | PWM clock unit divider. | |
| 32h | REG3464 | 7:0 | Default : 0x00 | Access : R/W |
| (3464h) | PWM0_PERIOD[7:0] | 7:0 | PWM 0 period. | <u> XU</u> |
| 32h | REG3465 | 7:0 | Default 0x00 | Access : R/W |
| (3465h) | - | 7:2 | Reserved. | |
| | PWM0_PERIOD[9:8] | 1:0 | See description of '3464h'. | |
| 33h | REG3466 | 7:0 | Default: 0x00 | Access : R/W |
| (3466h) | PWM0_DUTY[7:0] | 7:0 | PWM 0 duty. | * ' |
| 33h | REG3467 | 7:0 | Default: 0x00 | Access : R/W |
| (3467h) | - | 7.2 | Reserved. | |
| | PWM0_DUTY[9:8] | 1:0 | See description of '3466h'. | |
| | REG3468 | 7:0 | Default: 0x00 | Access R/W |
| (3468h) | PWM0_DIV[7:0] | 7:0 | PWM 0 divider. | |
| 34h | REG3469 | 7:0 | Default : 0x00 | Access : R/W |
| (3469h) | - | 7:5 | Reserved. | |
| | PWM0_ODDEVEN_SYNC | 5 | PWM 0 odd & even sync. | |
| | PWM0_IMPULSE_EN | 4 | PWM 0 impulse enable. | |
| | PWM0_DBEM | 3 | PWM 0 double enable. | |
| <i>1</i> 7. | PWM0_RESET_EN | 2 | PWM 0 Vsync reset 0. | |
| | PWM0_VDBEN | 1 | PWM 0 Vsync double enable. | |
| | PWM0_POLARITY | O (| PWM 0 polarity. | |
| 35h | REG346A | 7:0 | Default: 0x00 | Access : R/W |
| (346Ah) | PWM1_PERIOD[7:0] | 7:0 | PWM 1 period. | |
| 35h | REG346B | 7:0 | Default : 0x00 | Access : R/W |
| (346Bh) | · XV | 7:2 | Reserved. | |
| | PWM1_PERIOD[9:8] | 1:0 | See description of '346Ah'. | |
| 36h | REG346C | 7:0 | Default : 0x00 | Access : R/W |
| (346Ch) | PWM1_DUTY[7:0] | 7:0 | PWM 1 duty. | |
| 36h | REG346D | 7:0 | Default : 0x00 | Access : R/W |
| (346Dh) | - | 7:2 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|-----------------------|-------------------|-----|--------------------------|--------------|
| (Absolute) | PWM1_DUTY[9:8] | 1:0 | See description of '3460 | Ch'. |
| 37h | REG346E | 7:0 | Default : 0x00 | Access : R/W |
| (346Eh) | PWM1_DIV[7:0] | 7:0 | PWM 1 divider. | |
| 37h | REG346F | 7:0 | Default : 0x00 | Access : R/W |
| (346Fh) | - | 7:6 | Reserved. | |
| | PWM1_ODDEVEN_SYNC | 5 | PWM 1 odd & even syn | c. |
| | PWM1_IMPULSE_EN | 4 | PWM 1 impulse enable. | |
| | PWM1_DBEN | 3 | PWM double enable. | |
| | PWM1_RESET_EN | 2 | WM 1 Vsync reset 0. | |
| | PWM1_VDBEN | 1 | PWM 1 Vsync double en | nable. |
| | PWM1_POLARITY | • 0 | PWM 1 polarity. | |
| 38h | REG3470 | 7:0 | Default : 0x00 | Access: R/W |
| (3470h) | PWM2_PERIOD[7:0] | 7:0 | PWM 2 period. | |
| 3471h) _ | REG3471 | 7:0 | Default: 0x00 | Access R/W |
| | | 7:2 | Reserved. | |
| | PWM2_PERIOD[9:8] | 1.0 | See description of '3470 | Jh' |
| 9h | REG3472 | 7:0 | Default : 0x00 | Access : R/W |
| 3472h) | PWM2_DUTY[7:0] | 7.0 | PWM 2 duty | |
| 9h | REG3473 | 7:0 | Default: 0x00 | Access: R/W |
| 347 <mark>3</mark> h) | - AT. | 7:2 | Reserved. | |
| | PWM2_DUT/19-8] | 1:0 | See description of '3472 | 2h'. |
| BAh | REG3474 | 7:0 | Default : 0x00 | Access : R/W |
| 3474h) | PWM2_DIV[7_0] | 7.0 | PWM 2 divider. | |
| Ah | REC3475 | 7:0 | Default : 0x00 | Access : R/W |
| (3475h) | | 7:6 | Reserved. | |
| X | PWM2_ODDEVEN_SYNC | 5 | PWM 2 odd & even syn | |
| | PWM2_IMPULSE_EN | 4 | PWM 2 impulse enable. | |
| | PWM2_DBEN | 3 | PWM 2 double enable. | |
| | PWM2_RESET_EN | 2 | PWM 2 Vsync reset 0. | |
| | PWM2_VDBEN | 1 | PWM 2 Vsync double er | nable. |
| | PWM2_POLARITY | 0 | PWM 2 polarity. | |
| 3Bh | REG3476 | 7:0 | Default : 0x00 | Access : R/W |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|---|-----|-----------------------------|--------------|
| 3Bh | REG3477 | 7:0 | Default : 0x00 | Access : R/W |
| (3477h) | - | 7:2 | Reserved. | • |
| | PWM3_PERIOD[9:8] | 1:0 | See description of '3476h'. | • |
| 3Ch | REG3478 | 7:0 | Default : 0x00 | Access : R/W |
| 3478h) | PWM3_DUTY[7:0] | 7:0 | PWM 3 duty. | · · · (|
| Ch | REG3479 | 7:0 | Default 4 0x00 | Access : R/W |
| 3479h) | - | 7:2 | Reserved. | |
| | PWM3_DUTY[9:8] | 1:0 | See description of '3478h'. | |
| BDh | REG347A | 7:0 | Default 0x00 | Access : R/W |
| 347Ah) | PWM3_DIV[7:0] | 7:0 | PWM 3 divider. | * ' |
| BDh | REG347B | 7:0 | Default: 0x00 | Access : R/W |
| 347Bh) | - | 7.6 | Reserved. | |
| | PWM3_ODDEVEN_SYNC | 5 | PWM 3 odd & even sync. | |
| | PWM3_IMPULSE_EN | 4 | PWM 3 impulse enable. | |
| | PWM3_DBEN | 3 | PWM 3 double enable. | |
| | PWM3_RESET_EN | 2 | PWM 3 Vsync reset 0. | |
| | PWM3_VDBEN | | PWM 3 Vsync double enable | . |
| | PWM3_POLARITY | 0 | PWM 3 polarity. | |
| Eh _ | REG347C | 7:0 | Default: 0x00 | Access : R/W |
| 347Ch) | PWM4_PERIOD[7:0] | 7:0 | PWM 4 period. | |
| Eh | REG347D | 7:0 | Default: 0x00 | Access : R/W |
| (347Dh) | - \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 7:2 | Reserved. | |
| | PWM4_PERIOD[9.8] | 1.0 | See description of '347Ch'. | I |
| Fh | REG347E | 7.0 | Default: 0x00 | Access: R/W |
| 347Eh) | PWM4_DUTY[7:0] | 7:0 | PWM 4 duty. | I |
| BFh 💢 | REG347F | 7:0 | Default : 0x00 | Access: R/W |
| 347Fh) | XV | 7:2 | Reserved. | |
| | PWM4_DUTY[9:8] | 1:0 | See description of '347Eh'. | I |
| l0h | REG3480 | 7:0 | Default : 0x00 | Access: R/W |
| (3480h) | PWM4_DIV[7:0] | 7:0 | PWM 4 divider. | |
| 40h | REG3481 | 7:0 | Default : 0x00 | Access : R/W |
| (3481h) | - | 7:6 | Reserved. | |
| | PWM4_ODDEVEN_SYNC | 5 | PWM 4 odd & even sync. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|------------|-----------------------------|--------------|
| | PWM4_IMPULSE_EN | 4 | PWM 4 impulse enable. | |
| | PWM4_DBEN | 3 | PWM 4 double enable. | |
| | PWM4_RESET_EN | 2 | PWM 4 Vsync reset 0. | _ |
| | PWM4_VDBEN | 1 | PWM 4 Vsync double enable. | |
| | PWM4_POLARITY | 0 | PWM 4 polarity. | |
| 11 h | REG3482 | 7:0 | Default 4 0x00 | Access : R/W |
| (3482h) | PWM5_PERIOD[7:0] | 7:0 | PWM 5 period | |
| 11 h | REG3483 | 7:0 | Default: 0x00 | Access : R/W |
| (3483h) | - | 7:2 | Reserved. | |
| | PWM5_PERIOD[9:8] | 1:0 | See description of '3482h'. | • |
| 42h | REG3484 | 7:0 | Default: 0x00 | Access : R/W |
| (3484h) | PWM5_DUTY[7:0] | 7.0 | PWM 5 duty. | |
| 12h | REG3485 | 7:0 | Default 0x00 | Access : R/W |
| (3485h) | - | 7:2 | Reserved. | |
| | PWM5_DUTY[9:8] | 1:0 | See description of '3484h'. | |
| 13h | REG3436 | 7:0 | Default : 0x00 | Access : R/W |
| (3486h) | PWM5_DIV[7:0] | 7:0 | PWM 5 divider. | |
| 13h | REG3487 | 7.0 | Default : 0x00 | Access : R/W |
| (3487h) | -) | 7:6 | Reserved. | |
| | PWM5_ODDEVEN_SYNC | 5 | PWM 5 odd & even sync. | |
| | PWM5_IMPULSE_EN | 4 | PWM 5 impulse enable. | |
| | PWM5_DBEN | 3 | PWM 5 double enable. | |
| | PWM5_RESET_EN | 5 | PWM 5 Vsync reset 0. | |
| | PWM5_VDBEN | | PWM 5 Vsync double enable. | • |
| | PWM5_POLARITY | 0 | PWM 5 polarity. | . |
| 14h | REG3488 | 7:0 | Default : 0x00 | Access : R/W |
| 3488h) | RST_MUX1 | 7 | PWM 1 reset mux. | |
| | - | 6:4 | Reserved. | |
| | HS_RST_CNT1[3:0] | 3:0 | PWM 1 Hsync reset counter. | |
| l4h | REG3489 | 7:0 | Default : 0x00 | Access : R/W |
| 3489h) | RST_MUX0 | 7 | PWM 0 reset mux. | |
| | - | 6:4 | Reserved. | |
| | HS_RST_CNT0[3:0] | 3:0 | PWM 0 Hsync reset counter. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-----------------------|-----|-----------------------------|--------------|
| 45h | REG348A | 7:0 | Default : 0x00 | Access : R/W |
| 348Ah) | RST_MUX3 | 7 | PWM 3 reset mux. | - |
| | - | 6:4 | Reserved. | _ |
| | HS_RST_CNT3[3:0] | 3:0 | PWM 3 Hsync reset counte | r. |
| 5h | REG348B | 7:0 | Default : 0x00 | Access : R/W |
| 348Bh) | RST_MUX2 | 7 | PWM 2 reset mux. | |
| | - | 6:4 | Reserved. | |
| | HS_RST_CNT2[3:0] | 3:0 | PWM 2 Hsync reset counte | r. |
| 6h | REG348C | 7:0 | Default 0x00 | Access : R/W |
| 48Ch) | RST_MUX5 | 7 | PWM 5 reset mux. | * ' · |
| | - | 6.4 | Reserved. | |
| | HS_RST_CNT5[3:0] | 3:0 | PWM 5 Hsync reset counte | r. |
| 5h | REG348D | 7:0 | Default 0x00 | Access: R/W |
| 48Dh) | RST_MUX4 | 7 | PWM 4 reset mux. | · |
| <u> </u> | | 6:4 | Reserved. | |
| | HS_RST_CNT4[3:0] | 3.0 | PWM 4 Hsync reset counte | |
| 7h | REG348E | 7.0 | Default : 0x00 | Access : R/W |
| 48Eh) | | 7.3 | Reserved. | |
| | IMPULSE_DUTY_SE [2:0] | 2:0 | Impulse duty select. | |
| 8h | REG3490 | 7:0 | Default: 0x00 | Access: R/W |
| 490h) | IMPULSE OUTYO[7:0] | 7:0 | Impulse duty 0. | |
| 8h | REG3491 | 7:0 | Default : 0x00 | Access: R/W |
| 3 4 91h) | - | 7.2 | Reserved. | |
| | IMPULSE_DUTY0[9:8] | 1.0 | See description of '3490h'. | |
| 9h | REG3492 | 7:0 | Default: 0x00 | Access: R/W |
| 3492h) | IMPULSE_DUTY1[7:0] | 7:0 | Impulse duty 1. | |
| h | REG3493 | 7:0 | Default : 0x00 | Access : R/W |
| 493h) | - | 7:2 | Reserved. | |
| | IMPULSE_DUTY1[9:8] | 1:0 | See description of '3492h'. | |
| Ah | REG3494 | 7:0 | Default : 0x00 | Access : R/W |
| 3494h) | IMPULSE_DUTY2[7:0] | 7:0 | Impulse duty 2. | |
| Ah | REG3495 | 7:0 | Default : 0x00 | Access : R/W |
| 3495h) | - | 7:2 | Reserved. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--------------------|-----|-------------------------|--|
| • | IMPULSE_DUTY2[9:8] | 1:0 | See description of '349 | 4h'. |
| 4Bh | REG3496 | 7:0 | Default : 0x00 | Access : R/W |
| (3496h) | IMPULSE_DUTY3[7:0] | 7:0 | Impulse duty 3. | |
| 4Bh | REG3497 | 7:0 | Default : 0x00 | Access : R/W |
| (3497h) | - | 7:2 | Reserved. | |
| | IMPULSE_DUTY3[9:8] | 1:0 | See description of 349 | áh'. |
| 4Ch | REG3498 | 7:0 | Default: 0x00 | Access: R/W |
| (3498h) | IMPULSE_DUTY4[7:0] | 7:0 | Impulse duty 4. | |
| 4Ch | REG3499 | 7:0 | Default 0x00 | Access : R/W |
| (3499h) | - | 7:2 | Reserved. | * * * * * * * * * * * * * * * * * * * |
| | IMPULSE_DUTY4[9:8] | 1:0 | See description of 349 | 8h'. |
| 4Dh | REG349A | 7:0 | Default : 0x00 | Access: R/W |
| (349Ah) | IMPULSE_DUTY5[7:0] | 7:0 | Impulse duty 5. | |
| 4Dh | REG349B | 7:0 | Default: 0x00 | Access R/W |
| (349Bh) | - · | 7:2 | Reserved. | |
| | IMPULSE_DUTY5[9:8] | 1.0 | See description of '349 | Ah' |
| 4Eh | REG349C | 7:0 | Default: 0x00 | Access : R/W |
| (349Ch) | IMPULSE_DUTY6[7:0] | 7.0 | Impulse duty 6. | |
| 4Eh | REG349D | 7:0 | Default: 0x00 | Access : R/W |
| (349Dh) | | 7:2 | Reserved. | |
| M. | IMPULSE OUTYS[9:8] | 1:0 | See description of '349 | Ch'. |
| 4Fh | REG349E | 7:0 | Default : 0x00 | Access : R/W |
| (349Eh) | IMPULSE_DUTY7[7:0] | 7.0 | Impulse duty 7. | |
| 4Fh | REC349F | 7.0 | Default : 0x00 | Access : R/W |
| (349Fh) | - \ | 7:2 | Reserved. | |
| X | IMPULSE_DUTY7[9:8] | 1:0 | See description of '349 | Eh'. |



AFEC Register (Bank = 35)

| AFEC Re | egister (Bank = 35) | AFEC Register (Bank = 35) | | | | | |
|---------|-------------------------|---------------------------|-------------------------|---|--|--|--|
| Index | Mnemonic | Bit | Description | | | | |
| 01h ~ | - | 7:0 | Default : - | Access : - | | | |
| 19h | - | 7:0 | Reserved. | | | | |
| 1Ah | REG1A | 7:0 | Default: 0x40 | Access : R/W | | | |
| İ | SVIDEO_EN | 7 | 0: Chroma source fror | m CVBS-channel input | | | |
| | | | 1: Chroma source from | m C-channel input | | | |
| | ADC_C_ALWAYS_ON | 6 | Chroma ADC 16fsc to- | -4fsc down-sampling is enabled. | | | |
| | - | 5:0 | Reserved. | | | | |
| 1Bh ~ | - | 7:0 | Default : | Access : - | | | |
| 6Eh | - | 7:0 | Reserved. | | | | |
| 6Fh | REG6F | 7.0 | Default : 0x00 | Access : R/W | | | |
| | LINE_START_VF_SEL[1:0] | 7.6 | Line start V half line. | • | | | |
| | LINE_MIDDLE_VF_SEL[1:0] | 5.4 | Line middle V half line | | | | |
| | DPL_DPLDB | 3 | DPL_DE double mode | enable. | | | |
| | DPL_DBDE | 2 | Double DE enable. | | | | |
| | DPL_HSEN | 1 | DPL HS mode enable. | | | | |
| | DPL_DEEN | 0 | DPL DE bypass mode | e enable. | | | |
| 70h ~ | - | 7:0 | Default : - | Access : - | | | |
| 75h | | 7:0 | Reserved. | | | | |
| 76h | REG76 | 7:0 | Default: 0x02 | Access : R/W | | | |
| ı | | 7:3 | Reserved. | | | | |
| | 656_BLANK_MD | 2 | 656 blank mode | | | | |
| | 656_EN | 1 | 656 enable. | | | | |
| _ // | | | 0: Disable | | | | |
| | | | 1: Enable. | | | | |
| | - | 0 | Reserved. | | | | |
| | REG77 | 7:0 | Default : 0x02 | Access : R/W | | | |
| 70h | 656_BLANK_MAX[7:0] | | Maximum of 656 blan | <u> </u> | | | |
| 78h | | 7:0 | Default : - | Access : - | | | |
| 701 | broto. | 7:0 | Reserved. | A | | | |
| 79h | REG79 | 7:0 | Default : 0x18 | Access : R/W | | | |
| | 656_HDES_O_9_2[7_0] | 7:0 | · · | For VCR, 656_HDES = IDES_VCR_OFST * 4. Otherwise, | | | |
| | | | 656_HDES = 656_HD | · | | | |
| 7Ah | REG7A | 7:0 | Default : 0x20 | Access : R/W | | | |
| All | 656_HDES_0_1_0[1:0] | 7:6 | 656 H DE start. | ACCESS . K/ W | | | |
| | - 030_110L3_0_1_0[1.0] | 5:2 | Reserved. | | | | |
| | 656_INV_F | 1 | 656 field inverse. | | | | |
| | I OOOTIMATI | | oso licia lilveise. | | | | |
| | SELMIX | 0 | Mixed data out select. | | | | |



| AFEC R | egister (Bank = 35) | | | |
|-----------------------|---------------------|-------------------|--------------------------------|----------------------------|
| Index | Mnemonic | Bit | Description | |
| | 656_HDEW[7:0] | 7:0 | BT.656 active data width (| (*4+4). |
| 7Ch ~ | - | 7:0 | Default : - | Access : - |
| 7Fh | - | 7:0 | Reserved. | |
| 8Ch | REG8C | 7:0 | Default : 0x4A | Access : R/W |
| | TEST_Y[7:0] | 7:0 | Pattern generation Y. | |
| 8Dh | REG8D | 7:0 | Default : 0xAD | Access : R/W |
| | TEST_CB[7:0] | 7:0 | Pattern generation Cb. | |
| 8Eh | REG8E | 7:0 | Default 0x27 | Access : R/W |
| | TEST_CR[7:0] | 7:0 | Pattern generation Cr. | |
| 8Fh | REG8F | 7:0 | Default: 0x00 | Access : R/W |
| | - | 7:4 | Reserved. | |
| | FSC_TABLE_3_2[1:0] | 3.2 | Frequency synthesizer bas | e. |
| | | | 0: 160MHz. | |
| | | | 1: 15*14.31818MHz | |
| | X | | 2: 216Mhz | |
| | | | 3: 15*14.31818MHz; only | valid for |
| | | | $REG_FSC_TABLE[4] = 1$ | |
| | FSC_TABLE_1_0[10] | 1:0 | Frequency synthesizer out | put. |
| | | | 0: 4*isc. | |
| | | | 1. 8*fsc. | |
| | | | 2: 16*fsc. | |
| 026 | | 7.0 | 3: 16*fsc. | A |
| 92h ∼ 95h <u>▲</u> | () | 7:0 | Default - | Access : - |
| 96h | REG96 | 7:0 7:0 | Reserved. Default: 0xA0 | Access : R/W |
| 9011 | NOISE DC SEL 1.0 | 7:0 | Noise magnitude estimation | • |
| | NOISL_DOZZIĘTO | 1.0 | 0: IIR_8. | on DC level selection. |
| | | | 1: IIR_8. | |
| | | | 2: CCTRAP_13. | |
| | | | 3: CCTRAP. | |
| | EDGES_NOISY[5:0] | 5:0 | | number of sliced edges per |
| X | | | line to determine noisy mo | • ' |
| 97h | REG97 | 7:0 | Default : 0x05 | Access : R/W |
| | SYNC_INMUX_3_2[1:0] | 7:6 | Slicer input pre-filter selec | |
| | | | $SYNC_INMUX[0] = 0.$ | |
| | | | 0: CCTRAP. | |
| | | | 1: CCTRAP_13. | |
| | | | 2: IIR_8. | |
| | | | 3: IIR_16. | |
| | SYNC_INMUX_1 | 5 | Slicer auxiliary pre-filter se | election. |
| | | | 0: IIR_8. | |



| Index | Mnemonic | Bit | Description | |
|-------|------------------------|------|--|------------------------------|
| | | | 1: IIR_16. | |
| | SYNC_INMUX_0 | 4 | Slicer input pre-filter sele | ction extend bit. |
| | | | 0: See SYNC_INMUX[3:2] | . |
| | | | 1: IIR_4. | |
| | - | 3:0 | Reserved. | |
| 98h ∼ | - | 7:0 | Default : - | Access : - |
| 9Ch | - | 7:0 | Reserved. | |
| 9Dh | REG9D | 7:0 | Default: 0x6C | Access: R/W |
| | DPL_NSPL_10_3[7:0] | 7:0 | PI-type display PLL numb Typically 864. | er of samples per line (MSB) |
| 9Eh | REG9E | 7:0_ | Default : 0x00 | Access : R/W |
| | DPL_NSPL_2_0[2:0] | 7.5 | PI-type display PLL numb | er samples per line (LSB) |
| | | XX | Typically 864. | |
| | - | 4:0 | Reserved. | |
| 9Fh ~ | - | 7:0 | Default : | Access: |
| BDh | - | 7:6 | Reserved. | |
| BEh | REGBE | 7:0 | Default: 0x6C | Access : R/W |
| | DPL_NSPL_656_10_3[7:0] | 7:0 | PI-type display PLL numb | er of samples per line for |
| | | | BT.656 output (MSB). Ty | oically 864. |
| BFh | REGBF | 7:0 | Default : 0x00 | Access : R/W |
| | DPL_NSPL_656_2_0[2:0] | 7.5 | PI-type display PLK numb | er of samples per line for |
| | | | BT.656 output (LSB). Typ | ically 864. |
| | | 4:1 | Reserved | |
| | STD_656_EN | 0 | Enable standard 656 outp | out. |
| E3h ~ | | 7:0 | Default | Access : - |
| FFh | | 7:0 | Reserved. | |



COMB Register (Bank = 36)

| СОМВ | Register (Bank = 36) | | | |
|----------|----------------------|-----|---|------------------|
| Index | Mnemonic | Bit | Description | |
| 10h | REG10 | 7:0 | Default : 0x17 | Access : R/W |
| | SVDOIN | 7 | S-video input. | |
| | SVDOCBP | 6 | Band pass filter for S-v | video C channel. |
| | DIRADCIN | 5 | Direct use ADC input (| bypass AFEC). |
| | NEW_COMB_EN | 4 | New Comb enable. | XO. |
| | MANUCOMB | 3 | 0: Auto select working 1: Manual select working | |
| | WORKMD[2:0] | | Working mode. 0/1: 1D. 2. 2D. | |
| | Č. | | 3: 3D. Other: Enhanced 3D. | |
| L1h | REG11 | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7:2 | Reserved. | () ' |
| | CRMAOFF | 1 | Chroma off. | |
| | BSTOFF | 0 | Burst off. | |
| .2h | REG12 | 7:0 | Default : 0x18 | Access : R/W |
| | FREESYNC | 7 | H/V sync free-run. | |
| | FREECNTMD | 6 | Free run counter mode 0: NTSC. | 2. |
| | N ALK | • | 1: PAL. | |
| | SNOWTYPE[1:0] | 5.4 | Snow type. | |
| | | | 0: Never. | |
|) | | | 1: Auto. | |
| | | V | 2: Force. | |
| | VWINPOS[3:0] | 3:0 | Vertical window position | on. |
| .3h | REG13 | 7:0 | Default : 0x05 | Access : R/W |
| | \ \\\ | 7:6 | Reserved. | |
| | DEMO3DMD[1:0] | 5:4 | 2D/3D demo mode. | |
| | | | 0x: Off. | |
| | | | 10: 2D/3D. 11: 3D/2D. | |
| | _ | 3:2 | Reserved. | |
| | PKTMD[1:0] | 1:0 | Packet mode. | |
| | [KILID[110] | 1.0 | 00: 64 pixels per packe | a.t |



| Index | Mnemonic | Bit | Description |
|-------------|---------------------|-----|---|
| | | | 01: 128 pixels per packet. 10: 256 pixels per packet. 11: Reserved. |
| 14h | REG14 | 7:0 | Default : 0x88 Access : R/W |
| | HSTRATIO[2:0] | 7:5 | History ratio. |
| | NRLEVEL[4:0] | 4:0 | Noise reduction strength. |
| l5h | REG15 | 7:0 | Default 1- Access : - |
| | - | 7:0 | Reserved |
| l6h | REG16 | 7:0 | tefault: 0x70 Access: R/W |
| | BNDOF2D3D[7:0] | 7.0 | Boundary of 2D/3D demo mode. |
| .7h | REG17 | 7:0 | Default: 0xC0 Access: R/W |
| | HORSTPOS[7:0] | 7.0 | 3D window horizontal starting position. 0255 -> -128127. |
| l8h | REG18 | 7:0 | Default : - Access - |
| | - | 7:0 | Reserved |
| 19h | REG19 | 7:0 | Default : 0x8D Access : R/W |
| | FREEHTOT_LOW[7:0] | 7:0 | Free-run HSYNC total (L). |
| LA h | REG1A | 7:0 | Default: 0x03 Access: R/W |
| | | 7:4 | Reserved. |
| | FREEHT DT_HIGH[3:0] | 3:0 | Free run HSYNC total (H). |
| lBh | REG1B | 7:0 | Default: 0x83 Access: R/W |
| | RHSDETEN | 7 | Line-lock phase detection enable. |
| | PHSDETINV | 6 | Output inverse. |
|) ` | NEWLLEN | 5 | New line lock enable (for no burst). |
| | SCLR DO_DEM | 4 | New comb do DEM disable. |
| | PAL_CMP_INV | 3 | New comb pal CMP up inverse bit. |
| X | RHSDETSFT[2:0] | 2:0 | Shift-right bit number. |
| .Ch | REG1C | 7:0 | Default : 0xEC Access : R/W |
| | HSFRAFEC | 7 | H sync from AFEC. |
| | VSFRAFEC | 6 | V sync from AFEC. |
| | BLKFRAFEC | 5 | Black level from AFEC (MCU). |
| | - | 4 | Reserved. |
| | LNFRMCU | 3 | 525/625 line information from MCU. |
| | FREQFRMCU | 2 | 3.58/4.43 MHz information from MCU. |



| Index | Mnemonic | Bit | Description | |
|-------|----------------|-----|-------------------------|-------------------|
| | STDSEL[1:0] | 1:0 | NTSC/PAL decision. | |
| | | | 00: From MCU. | |
| | | | 01: Force NTSC. | |
| | | | 10: Force PAL. | • |
| | | | 11: From AFEC. | |
| LDh ∼ | - | 7:0 | Default : - | Access : - |
| LFh | - | 7:0 | Reserved | |
| 20h | REG20 | 7:0 | Default: 0x67 | Access : R/W |
| | - | 7 | Reserved. | |
| | YNCHMD[2:0] | 6:4 | Notch mode of Y. | |
| | - | 3 | Reserved. | |
| | CNCHMD[2:0] | 2.0 | Notch mode of C. | |
| 21h | REG21 | 7:0 | Default : 0x81 | Access . R/W |
| | - | 7:4 | Reserved. | |
| | CRMAFLTMD[1:0] | 3:2 | Chroma filter mode. | |
| | | | 00: Off | |
| | | | 01: Band pass. | |
| | | | 10: Median type A. | |
| | | | 11: Median type B | |
| | CDEMCHK[1:0] | 1:0 | Chroma vertical check | (DEM). |
| | | | 00: Off. | |
| | | • | 01: PAL only. | |
| | | | 1x: Always do. | |
| 22h | REG22 | 7.0 | Default : 0x86 | Access: R/W |
| | - | 174 | Reserved. | |
| | NEWMOTYSEL | (3) | New motion Y selectio | |
| | NEWMOTYDIFFSEL | 2 | New motion Y differen | ice selection. |
| | STLMD_ECO[1:0] | 1:0 | Still mode selection. | |
| 23h | - | 7:0 | Default : - | Access : - |
| | Y | 7:0 | Reserved. | |
| 24h | REG24 | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7:2 | Reserved. | |
| | 3DMOTDET5P | 1 | 3D motion detection u | ses 5 frames. |
| | MOTYC_STILECO | 0 | Still image motion dete | ection add MOTYC. |
| 25h ~ | - | 7:0 | Default : - | Access : - |
| 2Dh | | 7:0 | Reserved. | |



| Index | Mnemonic | Bit | Description | |
|----------|----------------|-------|-----------------------------------|--|
| 2Eh | REG2E | 7:0 | Default : 0x0C | Access : R/W |
| | THDEM[7:0] | 7:0 | Threshold for 2D com | nb filter, check separated |
| | | | chroma complement | with up/down line or not. |
| 2Fh | REG2F | 7:0 | Default : 0xF8 | Access : R/W |
| | NEWMOTYTH[3:0] | 7:4 | New motion Y thresh | old. |
| | DEMOFFSET[3:0] | 3:0 | | no filter, check separated with up/down line or not. |
| 30h | REG30 | 7:0 | Default: 0xA7 | Access : R/W |
| | MOTXEN | 7 | Extra reference of mo | otion detection. |
| | MOTXSEL | | Extra motion mode. | <u> </u> |
| | MOTZEN | 5 | Ultra reference of mo | otion detection. |
| | LONG3D | * () | Using 5 frame do 1/0 | separate. |
| | MOTMD[1:0] | 3:2 | Motion different mod | e select. |
| | DYNTHMD[1:0] | 1:0 | Dynamic threshold m | ode |
| 31h | REG31 | 7:0 | Default: 0x20 | Access : R/W |
| | MOTYTHU[7:0] | 7:0 | Upper bound motion | Y threshold. |
| 32h | REG32 | 7:0 | Default : 0x10 | Access : R/W |
| | MOTYTHL[7:0] | 7:0 | Lower bound motion | Y threshold. |
| 33h | REG33 | 7:0 | Default: 0x20 | Access : R/W |
| | MOTCTHU[7:0] | 7:0 | Upper bound motion | C threshold. |
| 34h | REG34 | 7:0 | Default 0x10 | Access : R/W |
| | MOTCTHL[7:0] | 7.0 | Lower bound motion | C threshold. |
| 5h | REG35 | 7:0 | Default: 0x20 | Access : R/W |
|) | MOTTHX[7:0] | 7:0 | Extra motion thresho | ld. |
| 6h | REG36 | 7:0 | Default: 0x30 | Access : R/W |
| | MOTTHZ[7:0] | 7:0 | Z-extra motion thresh | nold. |
| 37h | REG37 | 7:0 | Default : 0x8C | Access : R/W |
| | STLDET | 7 | Still image detection 0: Disable. | enable. |
| | | | 1: Enable. | |
| | STLTH[6:0] | 6:0 | Still threshold. | |
| 38h | REG38 | 7:0 | Default : 0x04 | Access : R/W |
| | MFMD[1:0] | 7:6 | Motion factor mode (| MAX/AVG/MOTY/MOTC). |
| | PAL3D_FLT_SEL | 5 | Use (DIFF+LPF) or ([| DIFF+MAX) in special domai |



| Index | Mnemonic | Bit | Description |
|--|------------------|-----|--|
| | PAL3D_DIFF_SEL | 4 | Use (DIFF) or (DIFF+MAX) in time domain. |
| | COMB_3DETPC_SEL | 3 | Use chroma diff for 3D entropy calculation. |
| | STDTRSP[2:0] | 2:0 | Still image detect response time. 000: 1 field. 001: 2 field. 010~110: Reserved. 111: 128 field. |
| 39h | REG39 | 7:0 | Default: 0x02 Access: R/W |
| | STLBK[7:0] | 7:0 | Motion level go back when find motion once. |
| BAh | REG3A | 7:0 | Default: 0x30 Access: R/W |
| | DYNTH[7:0] | 7.0 | Dynamic motion threshold |
| BBh | REG3B | 7.0 | Default: 0x00 Access: R/W |
| | NOISELVL[7:0] | 7:0 | Noise level for dynamic motion detection. |
| 3Ch | REG3C | 7:0 | Default: 0x2F Access: R/W |
| | NEWMOTYEN | 7 | New motion Y enable. |
| | NEWMOTCEN | 6 | New motion C enable. |
| | NEWMOTCGAIN[1:0] | 5:4 | New motion C gain |
| | NEWMOTOTH[3:0] | 3:0 | New motion C threshold |
| 3Dh | REG3D | 7:0 | Default: 0x00 Access: R/W |
| | MEMBASEADRH[7:0] | 7:0 | Base address of DRAM request (H). |
| 3Eh | REG3E | 7:0 | Default: 0x00 Access: R/W |
| | MEMBASEADRM[7:0] | 7:0 | Base address of DRAM request (M). |
| BFh | REG3F | 7:0 | Default : 0x00 Access : R/W |
| <u>) </u> | MEMBASEADRU[7:0] | | Base address of DRAM request (L). |
| lOh | REG40 | 7.0 | Default : 0x9C Access : R/W |
| | | 7:3 | Reserved. |
| X | BLNKDETMD | 2 | Blank level detect mode. |
| | V XV | | 0: Either 240 or 252. 1: 230~262 is possible. |
| | VDETMD[1:0] | 1:0 | Vertical timing detect mode. |
| | APPLIADITAL | 1.0 | 0x: Auto. |
| | | | 10: Force 525 line. |
| | | | 11: Force 625 line. |
| 11 h | REG41 | 7:0 | Default : 0x08 Access : R/W |
| | SENSSIGDET[7:0] | 7:0 | Sensitivity of signal detect. |



| COMB | Register (Bank = 36) | | | |
|----------|----------------------|-----|-----------------------------------|------------------|
| Index | Mnemonic | Bit | Description | |
| 42h | REG42 | 7:0 | Default : 0xFF | Access : R/W |
| | SYNCLVLTLRN[7:0] | 7:0 | Sync level tolerance. | |
| 43h | REG43 | 7:0 | Default: 0x60 | Access : R/W |
| | VCRCOASTLEN[7:0] | 7:0 | VCR coast length. | |
| 44h | REG44 | 7:0 | Default: 0x80 | Access : R W |
| | HBIDLY[7:0] | 7:0 | Horizontal blanking reg | gion position. |
| 45h ~ | - | 7:0 | Default: | Access : - |
| 47h | - | 7:0 | Reserved. | |
| 48h | REG48 | 7:0 | Default: 0x20 | Access : R/W |
| | YCPIPE[1:0] | 7.6 | Y/C pipe delay. | |
| | DEGPIPE[1:0] | 5.4 | Degree pipe delay. | |
| | - | 3.2 | Reserved. | |
| | - | 1:0 | Reserved. | |
| 49h | REG3692 | 7:0 | Default: 0x00 | Access : R/W |
| | FORCERATIO_SEL[7:0] | 7:0 | Force ratio selection. | |
| 4Ah ~ | | 7:0 | Default : - | Access : - |
| 4Bh | - | 7:0 | Reserved. | |
| 4Ch | REG4C | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7:6 | Reserved. | |
| | DBGMD32 | 5 | Debug mode for 32 bit | t bus test. |
| | DBGMD3D | 4 | Debug mode for 3D. | |
| | | | 0: Normal. 1: Use motion factor a | c V |
| 7 | | 3:0 | Reserved. | 5 1. |
| 4Dh | REG D | 7:0 | Default : 0x00 | Access : R/W |
| ווטד | DBGRATTERN[7:0] | 7:0 | Debug pattern for 32-b | |
| 4Eh | REG4E | 7:0 | Default : 0x00 | Access : R/W |
| | | 7:6 | Reserved. | ACCOSS I IV, II |
| | PIPDBGHST[1:0] | 5:4 | Motion factor pipeline | control |
| | PIPCHKHST[3:0] | 3:0 | Motion history pipeline | |
| 4Fh | REG4F | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7:5 | Reserved. | 7.00000 1 14/ 11 |
| | 3DBLUR_GAIN[4:0] | 4:0 | 3D blur gain (1~1/16). | _ |
| 50h | REG50 | 7:0 | Default : 0x07 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|------------|---------------------------|--------------------------|--|----------------------------|
| | DBG_2DCOMB_YCETP_SEL[1:0] | 7:6 | Selection of (ENTROPYH/E (ENTROPYV/EV2/EV1) / (ENTROPYV-H/SW_GAIN/Owith d[5:4] = 2'd1/2'd2/2'o | CDET_SWGAIN) |
| | DBG_2DCOMB_ENTROPY[1:0] | 5:4 | 00: Normal. 01: Entropy H. 10: Entropy V 11: Entropy V Entropy H. | ' KQ. |
| | AUTOSTOPSYNC | 3 | Automatic stop H/V sync w | vhen no input. |
| 51h 52h | LNFREEMD[2:0] | 7:0 7:0 7:0 7:0 | Line buffer free run mode. 000: Off (always synchron) 001: 909 return. 010: 910 return. 100: 1127 return. 100: 1127 return. 110: Decided by register 111: Automatic. Default: - Reserved. Default: 0x82 Horizontal return position in | |
| 53h | REG53 | 7:0 | Default: 0x03 | Access : R/W |
| | | 7:3 | Reserved. | |
| | HRETPOS[10.8] | 2:0 | Please see description of 5 | 2h. |
| 54h | REG54 | | Default: 0x02 | Access : R/W |
| | TILTI [RN[7:0] | 7:0 | Line position tilt tolerance. | T. |
| 55h 👝 | REG55 | 7:0 | Default : 0x04 | Access : R/W |
| | UTTLRN3D[7:0] | 7:0 | 3D timing detection tolerar | nce. |
| 56h | REG56 | 7:0 | Default : 0x40 | Access : R/W |
| | LCKSTEP[7:0] | 7:0 | 3D lock counter go back di | stance when sync unstable. |
| 57h | REG57 | 7:0 | Default : 0x68 | Access : R/W |
| | LCK3DTHU[7:0] | 7:0 | 3D timing detection thresh | old. |
| 58h | REG58 | 7:0 | Default : 0x40 | Access : R/W |
| | LCK3DTHL[7:0] | 7:0 | 3D timing detection thresh | old. |
| 59h | REG59 | 7:0 | Default : 0x08 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|-------|----------------|-----|-------------------------------|-------------------------------------|
| | JITTLRN1[7:0] | 7:0 | Tolerance of HSYNC j | itter. |
| 5Ah | REG5A | 7:0 | Default : 0x20 | Access : R/W |
| | JITTLRN2[7:0] | 7:0 | Tolerance of HSYNC j | itter. |
| 5Bh | REG5B | 7:0 | Default : 0x1 | Access : R/W |
| | HSLCKTHU[7:0] | 7:0 | Upper bound threshol counter. | d of hysteresis HSYNC lock |
| 5Ch | REG5C | 7:0 | Default : 0x08 | Access : R/W |
| | HSLCKTHL[7:0] | 7:0 | Lower bound threshol | d of hysteresis HSYNC lock |
| 5Dh | - | 7.0 | Default : - | Access : - |
| | - | 7:0 | Reserved. | * |
| 5Eh | REG5E | 7.0 | Default : 0x14 | Access : R/W |
| | SYNCDLY[7:0] | 7:0 | HSYNC (from decoder | to scaler) pipe delay. |
| 5Fh | REG5F | 7:0 | Default: 0x80 | Access: R/W |
| | HSLDCNTMD[1:0] | 7:6 | H-sync lead counter n | node. |
| | CNTSTEPMD[1:0] | 5:4 | Counter step mode. | |
| | - | 3:0 | Reserved. | |
| 60h | REG60 | :0 | Default : 0x00 | Access : R/W |
| | IFMD[1:0] | 7:6 | IF compensation mod | e. |
| | IFCOEF[5:0] | 5:0 | IF compensation coef | ficient, 2-bit integer, 4-bit frac. |
| 61h ~ | - | 7:0 | Default | Access : - |
| 53h | - (//) | 7:0 | Reserved. | |
| 64h | REG64 | 7:0 | Default : 0x00 | Access: R/W |
| | - | 7: | Reserved. | |
| | SAWCMP2D_EN | 0 | SAW compensation 2I | O enable. |
| 55h 🍾 | | 7:0 | Default : - | Access : - |
| 6Bh | | 7:0 | Reserved. | |
| 5Ch | REG6C | 7:0 | Default : 0x00 | Access : R/W |
| | ACC_MD | 7 | ACC mode selection. | |
| | - | 6:4 | Reserved. | |
| | CBINV | 3 | Cb inverse for S-video |). |
| | CRINV | 2 | Cr inverse for S-video | |
| | | | | |



| Index | Mnemonic | Bit | Description | |
|-------------|-------------------|-----|---|-------------------------|
| 6Fh | - | 7:0 | Reserved. | |
| 70h | REG70 | 7:0 | Default : 0xF0 | Access : R/W |
| | - | 7:6 | Reserved. | |
| | CGMD[1:0] | 5:4 | Auto chroma gain mode 00: Off. 01: Auto. 10: Manu. 11: NCU control. | e. XO |
| | BRSTFRAFEC | 3 | Burst height from AFEC | <u>.</u> |
| | - | 2 | Reserved. | • |
| | DBG_GAIN_SEL[1:0] | 10 | Debug gain selection | . 1 |
| 71h | REG71 | 7.0 | Default : 0x0A | Access : R/W |
| | SAWCMPDETEN | | SAW compensation det | |
| | - | 6:0 | Reserved. | |
| 72h | REG72 | 7:0 | Default: 0x00 | Access : R/W |
| | BSTHGHT[7:0] | 7:0 | Burst height for auto cl 0: Auto, 112 for NTSC Other: Use REGBSTHG | |
| 73h | REG73 | 7:0 | Default: 0x80 | Access : R/W |
| | CTST[7:0] | 7:0 | Contrast adjustment co | pefficient. |
| /4h | REG74 | 7:0 | Default : 0x80 | Access: R/W |
| | BRHT[7:0] | 7:0 | Brightness adjustment | coefficient. |
| Sh | REG75 | 7.0 | Default : 0x80 | Access: R/W |
| | SAT[7:0] | 7.0 | Saturation adjustment | coefficient. |
| 76h ~ | - , | 7:0 | Default : - | Access : - |
| 7h | - | 7:0 | Reserved. | |
| 78h 📞 | REG78 | 7:0 | Default : 0x80 | Access: R/W |
| | CRMAGAIN[7:0] | 7:0 | Chroma gain value for | manual chroma gain. |
| 79 h | REG79 | 7:0 | Default : 0x00 | Access: R/W |
| | - | 7:6 | Reserved. | |
| | CRMAGAIN[13.8] | 5:0 | Please see description | of 79h. |
| ⁄Ah ∼ | - | 7:0 | Default : - | Access : - |
| 'Ch | - | 7:0 | Reserved. | |
| 7Dh | REG7D | 7:0 | Default : 0x80 | Access : R/W |
| | SNOWDLY[7:0] | 7:0 | Latency of snow output | t after signal missing. |



| Index | Mnemonic | Bit | Description | |
|-------|-----------------------|------------|--|---------------------|
| 7Eh | REG7E | 7:0 | Default: 0x00 | Access : R/W |
| | ACC_CRMAGAIN_INC[2:0] | 7:5 | Chroma gain step of A | ICC. |
| | ACCUPONLY | 4 | ACC up only. | |
| | ACCDLY[3:0] | 3:0 | ACC latency. | |
| 'Fh | REG7F | 7:0 | Default : 0xFF | Access : R/W |
| | ACCMAXGAIN[7:0] | 7:0 | ACC maximum gain | XU |
| 80h | REG80 | 7:0 | Default: UxC8 | Access : R/W |
| | YGAIN[7:0] | 7:0 | Luma gain for U/V der | modulation. |
| 31h | REG81 | 7:0 | Default: 0x96 | Access : R/W |
| | CBGAIN[7:0] | 7.0 | Ch gain for U/V demo | dulation. |
| 32h | REG82 | 7:0 | Default: 0x6A | Access : R/W |
| | CRGAIN[7:0] | 7.0 | Cr gain for U/V democ | dulation. |
| 3h | REG83 | 7:0 | Default : 0x04 | Access : R/W |
| | - CBCRLPMD[1:0] | 3:2 1:0 | 00: Off. 01: Weak. 10: Normal. 11: Strong. Reserved. Cb/Gr low mass mode. 00: Off. 01: Weak. 10: Normal. | |
| 4h | REG84 | 7:0 | Default : 0x00 | Access : R/W |
| | | 7 | Reserved. | |
| X | CTSTDITHEN | 6 | Dithering when contra | st adjustment. |
| | STSTDITHPOS[10] | 5:4 | Dithering position (off | set) of contrast. |
| | | 3 | Reserved. | |
| | SATDITHEN | 2 | Dithering when satura | tion adjustment. |
| | SATDITHPOS[1:0] | 1:0 | Dithering position (off | set) of saturation. |
| 5h | REG85 | 7:0 | Default : 0x00 | Access : R/W |
| 8511 | | | | • |
| | - | 7 | Reserved. | |



| | Register (Bank = 36) | | | | |
|-------|--|-----|--|------------------|--|
| Index | Mnemonic | Bit | Description | | |
| | YDEMDITHPOS[1:0] | 5:4 | Dithering position (of | fset) of Y gain. | |
| | - | 3 | Reserved. | | |
| | CDEMDITHEN | 2 | Dithering when demodulation C gain. | | |
| | CDEMDITHPOS[1:0] | 1:0 | Dithering position (offset) of C gain. | | |
| 86h ~ | - | 7:0 | Default : - | Access : - | |
| 8Ch | - | 7:0 | Reserved. | ' XU' | |
| 8Dh | REG8D | 7:0 | Default: 0x00 | Access : R/W | |
| | COMBCTRL[7:0] | 7:0 | Some control signals | for FPGA. | |
| 8Eh | REG8E | 7:0 | Default: 0xE0 | Access : R/W | |
| | FPGACTRL[7:0] | 7.0 | Some control signals | for FPGA. | |
| 8Fh | - | 7.0 | Default : - Access : | | |
| | - | 7.0 | Reserved. | | |
| 90h | REG90 | 7:0 | Default : 0x13 | Access : R/W | |
| | - | 7:6 | Reserved. | | |
| | YDETV_PATCH_EN | 3 | YDET patch V enable | | |
| | MBS_V_HDIFF_EN | 2 | Jeff H MBS-C enable | | |
| | | | 0: 1,0,2,0,1. | | |
| | | | 1: 2,0,0,0,-2 | | |
| | MIN_YDETH_EN | 1 | Minimum YDETH mode enable. | | |
| | () 1/2/ | | 0: Normal. | | |
| . \ | NEW YORK ON | 0 | 1: Min (2tap, 3tap). | | |
| 91h | NEW_YDET_EN | 0 | CVBS low pass YDET | | |
| ATU | REG91 | 7:0 | Default : 0x12 | Access : R/W | |
| | YDIFFV1_LUMA_ENG_GAIN[1:0 | | YDET V Luma gain (d | | |
| | YDIFEV1_CRMA_ENG_GAIN[1: | 1 | YDET V Chroma gain | • | |
| | YDIFFH2_LUMA_ENG_GAIN[1:0 | | YDET H Luma gain (c | | |
| X | YDIFF H2_CRMA_ENG_GAIN[1:0 | | YDET H Chroma gain | | |
| 92h | REG92 | 7:0 | Default : 0x51 | Access : R/W | |
| | DET_FILTER_MD_H_B[1:0] | 7:6 | PAL H DET filter mode B. | | |
| | | | 00: LPF[1,2,-1]. | | |
| | | | 01~10: Reserved. 11: BPF[1,-1]. | | |
| | - | 5 | Reserved. | | |
| | PAL_MBS_TAP_MD_H_B | 4 | PAL H multi-burst tap | n B | |
| | · · · r - · · po - i · / · · · i p - i i - p | | 0: 2 tap. | , | |



| СОМВ | Register (Bank = 36) | | | | |
|-------|---------------------------|-----|--|--|--|
| Index | Mnemonic | Bit | Description | | |
| | | | 1: 3 tap. | | |
| | | | Note: If we set [0], DET_FILTER_MD MUST set [11] | | |
| | - | 3 | Reserved. | | |
| | DET_FILTER_MD_H_A[1:0] | 2:1 | PAL H DET filter mode A. | | |
| | | | 00: LPF[1,2,-1]. 01~10: Reserved. | | |
| | | | 11: BPF[1,-1] | | |
| | PAL_MBS_TAP_MD_H_A | 0 | PAL It multi-burst tap A. | | |
| | | | 0/2 tap. | | |
| | | | 1 3 tap | | |
| 93h | REG93 | 7. | Note: If we set [0], DET_FILTER_MD must set as "11 Default: 0x00 Access: R/W | | |
| 9311 | REG93 | 7.3 | Reserved. | | |
| | DET_FILTER_MD_V[1:0] | 2:1 | PAL V DET filter mode. | | |
| | DET_TETER_MD_V[1.0] | 2.1 | 0: 2 tap mode: 2,0,-2/0,2/2. | | |
| | | | 1: 3 tap mode: 1,1,-2/0,2,-2. | | |
| | PAL_MBS_TAP_MD_V | 0 | PAL V multi-burst tap. | | |
| | | | 0: 2 tap. | | |
| 0.41 | DEGG4 | | 1: 3 tap. | | |
| 94h | REG94 | 7:0 | Default : 0x00 Access : R/W | | |
| | MB_GAIN_H[3:0] | 7:4 | YDET patch H multi-burst gain (multiply 1~16). | | |
| | C_GAIN_H[1:0] | 3:2 | YDET patch H Chroma gain (divide 2, 4, 8, 16). | | |
| | ENG_SCALE[1:0] | 1:0 | YDET patch multi-burst-Chroma energy scale (multip 4/8/16/32). | | |
| 95h | REG95 | 7:0 | Default : 0xCC Access : R/W | | |
| | CDET_V_LUMA_ENG_GAIN[1:0] | 7:6 | CDET V Luma gain (multiply 1/2/4/8). | | |
| | CDET_V_CRMA_ENG_GAIN[1:0] | 5:4 | CDET V Chroma gain (multiply 1/2/4/8). | | |
| | CDET_H_LUMA_ENG_GAIN[1:0] | 3:2 | CDET H Luma gain (multiply 1/2/4/8). | | |
| × | CDET_H_CRMA_ENG_GAIN[1.0] | 1:0 | CDET H Chroma gain (multiply 1/2/4/8). | | |
| 96h | REG96 | 7:0 | Default : 0x00 Access : R/W | | |
| | CDET_SWITCH_THR[7:0] | 7:0 | CDET switch threshold. | | |
| 97h | REG97 | 7:0 | Default : 0x00 Access : R/W | | |
| | CDET_SWITCH_STEP[1:0] | 7:6 | CDET switch step (multiply 1/2/4/8). | | |
| | - | 5:0 | Reserved. | | |
| 98h | REG98 | 7:0 | Default : 0x2A Access : R/W | | |
| | PAL_2DCNCH_MD[1:0] | 7:6 | PAL Chroma 2D 9x5 mode. | | |



| COMB | Register (Bank = 36) | | | |
|----------|-------------------------|-----|---|---------------------------------------|
| Index | Mnemonic | Bit | Description | |
| | | | 00: V12221. | |
| | | | 01:14641. | |
| | DAL DIFFI/2 CFI | | 1x: 01210. | A.I. |
| | PAL_DIFFV2_SEL | 5 | CVDiff V2 select for Page 0: Blend (max2, DiffU | |
| | | | 1: Max (max2, DiffUD | |
| | LPF_FACTOR[4:0] | 4:0 | CVBS low pass blending | ng factor. |
| 99h | REG99 | 7:0 | Default: 0x01 | Access : R/W |
| | CVH2PATCH_EN | 7 | SC's diagonal patch en | nable (NTSC443 only). |
| | CVDIFF_H2_GAIN[2:0] | 6:4 | SC's diagonal patch ga 1/0.5/0.25/0.125//0.0 | |
| | PAL_DIFFV1_SEL | 3 | PAL CVDIFF v1 select. 0: Ian v1. 1: Jeff v1. | |
| | PAL_CVDIFF_V2_GAIN[2:0] | 2:0 | VDLFF v2 gain for PA 0/1/2/4/8/0.5/0.25/0. | |
| 9Ah | REG9A | 7:0 | Default : 0x03 | Access : R/W |
| | AMPV1_GAIN[3:0] | 7:4 | AMP_YDIFF_V1 gain 8/16/24/32/40/48/56/ /256) | div /64/80/96/112/128/160/192/224 |
| | AMPH2_GAIN[3:0] | 3:0 | AMP_YDIFE_H2_gain (8/16/24/32/40/48/56/ /256). | (div /64/80/96/112/128/160/192/224 |
| 9Bh | REG9B | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7.5 | Reserved. | |
|) | CHROMA_ADRBLD_SEL | 4 | Chroma fix select for a 0: Original. 1: 12221Fix. | adaptive Chroma blending. |
| Q | YDET-BND_TH[2:0] | 3:1 | YDET H bound TH by | Reg. |
| | YDETHBND_EN | 0 | YDET H bound enable | e by Reg. |
| 9Ch | REG9C | 7:0 | Default : 0x01 | Access : R/W |
| | - (1 | 7 | Reserved | |
| | V5DBG_EN | 6 | Entropy V5 debug mo | ode enable (use V2). |
| | V5FLT_SEL | 5 | Entropy V5 filter selection o: Max. 1: LP12221. | et. |
| | PALETPV_SEL | 4 | PAL entropy V select. | |



| COMB | Register (Bank = 36) | | |
|--------|----------------------|-----|---|
| Index | Mnemonic | Bit | Description |
| | | | 0: Original. 1: Entropy V5. |
| | ETP_H2GAIN[1:0] | 3:2 | Entropy H2 gain (multiply 1/2/4/8). |
| | PALV1_EN | 1 | Disable PAL V1 calculation in PAL (for PAL use only). |
| | H2V1_EN | 0 | H2 v1 enable. 0: Disable. 1: Enable. |
| 9Dh | REG9D | 7:0 | Default: 0x98 Access: R/W |
| | EV2_PROCFLT_SEL[1:0] | 7:6 | Entropy V2 proc filter select. 00: Original. 01: LP121 (NTSC only). 10: M_MAXMIN. 11: LP12221 M_CVDIFFV2. |
| | - | 5 | Reserved. |
| | EH4_PROCFLT_SEL | 4 | Entropy H4 proc filter select. 0: Original 1: \P12221. |
| | EV1_POSYFLT_SEL | 3 | Entropy V1 post filter select. 0: Original. 1: LP121. |
| 1 | EV1_PROCFLT_SEL | 2 | Entropy 11 proc filter select. 0: Original. 1: Min/Max. |
| | EH2_POST/17/3EL | 7 | Entropy H2 post filter select. 0: Max. 1: LP12221. |
|) (| EH2_FROCFLT_SEL | | Entropy H2 proc filter select. 0: Original. 1: Min/Max. |
| 9Eh | REG9E | 7:0 | Default : 0xC1 Access : R/W |
| | IAN_MAXEH4_GAIN[1:0] | 7:6 | T-cross patch H4 gain (1/2/4/8). |
| | IAN_MAXEHZ_GAIN[1:0] | 5:4 | T-cross patch H2 gain (1/2/4/8). |
| | - | 3:1 | Reserved. |
| | IAN_EV_EN | 0 | T-cross patch V enable. |
| 9Fh | REG9F | 7:0 | Default: 0x01 Access: R/W |
| | - | 7:5 | Reserved. |
| | SAWBLENDDIV[4:0] | 4:0 | SAW blend division. |



| Index | Mnemonic | Bit | Description | | | |
|--|---------------------|----------------------------------|--|--|--|--|
| A0h | REGA0 | 7:0 | Default: 0x48 | Access : R/W | | |
| | ADP9X5_CSWEN | 7 | Adaptive 9X5 use CDET | switch gain enable. | | |
| | ADPGAIN_SCUP_EN | 6 | Adaptive 9x5 scale up e | enable. | | |
| | REFER_3X3LRDIFF_EN | 5 | Adaptive 9x5 reference (for LR Diff). | Adaptive 9x5 reference adaptive 3x3 difference enable (for LR Diff). | | |
| | REFER_H4_EN | 4 | Adaptive 3x3 reference adaptive 9x5 difference enable (for LR Diff). | | | |
| | ADPCRMA_SEL | 3 | Adaptive Chroma select 0 (14641. 1: 12221). | t. | | |
| ADPLUMA_SEL Adaptive Luma select 0: 14641. | | Adaptive Luma select | 11 | | | |
| | ADP2DSEL[1:0] | 1:0 | Adaptive mode (9x5/9x | 3/3x5/3x3). | | |
| A1h | REGA1 | 7:0 | Default : 0x00 | Access : R/W | | |
| | ADPGAINLR1P[3:0] | 7:4 | Adp3x3 gain lookup LR | table. | | |
| | ADPGAINLROP[3:0] | 3:0 Adp x3 gain lookup LR table. | | table. | | |
| A2h | REGA2 | 7:0 | Default : 0x21 | Access : R/W | | |
| | ADPGAINLR3P[3:0] | 1:4 | Adp3x3 gain lookup LR | table. | | |
| | ADPGAINLR2P[3:0] | 3:0 | Adp3x3 gain lookup LR | table. | | |
| A3h 👠 | REGA3 | 7:0 | Default : 0x84 | Access : R/W | | |
| | ADPGAINLR5P[3:0] | 7:4 | Adp3x3 gain lookup LR | table. | | |
| | ADPGAINLR4P[3,0] | 3.0 | Adp3x3 gain lookup LR | table. | | |
| 14h | REGA4 | 7:0 | Default : 0xEC | Access : R/W | | |
| | ADPGAINLR7P[3:0] | 7: | Adp3x3 gain lookup LR | table. | | |
| | ADPGAINLR6P[3:0] | 3:0 | Adp3x3 gain lookup LR | table. | | |
| A5h | REGA 5 | 7:0 | Default : 0x0F | Access : R/W | | |
| X | ADPGAINLR9P[3:0] | 7:4 | Adp3x3 gain lookup LR | table. | | |
| | ADPGAINLR8P[3:0] | 3:0 | , , , | | | |
| A6h | REGA6 | 7:0 | Default : 0x60 | Access : R/W | | |
| | - | 7 | Reserved. | - | | |
| | ADPGAINLR8TOAP[2:0] | 6:4 | Adp3x3 gain lookup LR | table (Sign Bit), 8~AP[4]. | | |
| | ADPGAINLRAP[3:0] | 3:0 | Adp3x3 gain lookup LR | | | |
| 47h | REGA7 | 7:0 | Default : 0x00 | Access : R/W | | |
| | ADPGAINLR0TO7P[7:0] | 7:0 | Adp3x3 gain lookun I R | table (Sign Bit), 0~7P[4]. | | |



| Index | Mnemonic | Bit | Description | | |
|-------|---------------------|-----|-----------------------|------------------------------|--|
| A8h | REGA8 | 7:0 | Default : 0x00 | Access : R/W | |
| | ADPGAINUD1P[3:0] | 7:4 | Adp3x3 gain lookup UI | O table. | |
| | ADPGAINUD0P[3:0] | 3:0 | Adp3x3 gain lookup UI | O table. | |
| A9h | REGA9 | 7:0 | Default: 0x2 | Access : R/W | |
| | ADPGAINUD3P[3:0] | 7:4 | Adp3x3 gain lookup UI | O table. | |
| | ADPGAINUD2P[3:0] | 3:0 | Adp3x3 gain lookup UI | o table. | |
| AAh | REGAA | 7:0 | Default: 0x84 | Access : R/W | |
| | ADPGAINUD5P[3:0] | 7:4 | Adp3x3 gain lookup UI | O table. | |
| | ADPGAINUD4P[3:0] | 3:0 | Adp3x3 gain lookup UI | O table. | |
| ABh | REGAB | 7 0 | Default : 0xEC | Access : R/W | |
| | ADPGAINUD7P[3:0] | 7.4 | Adp3x3 gain lookup Ul | table. | |
| | ADPGAINUD6P[3:0] | 3.0 | Adp3x3 gain lookup UI | table. | |
| ACh | REGAC | 7:0 | Default : 0x0F | Access : R/W | |
| | ADPGAINUD9P[3:0] | 7:4 | Adp3x3 gain lookup UI | o table. | |
| | ADPGAINUD8P[3:0] | 3:0 | Adp3x3 gain lookup UI | O table. | |
| ADh | REGAD | 7:0 | Default: 0x00 | Access : R/W | |
| | - | | Reserved. | | |
| | ADPGAINUD8TOAP[2:0] | 6:4 | Adp3x3 gain lookup UI | table (sign bit), 8~AP[4]. | |
| | ADPGAINUDAP[3:0] | 3:0 | | | |
| AEh 👠 | REGAL | 7:0 | Default: 0x00 | Access : R/W | |
| | ADPGAINUDOTO7P[7:0] | 7:0 | Adp3x3 gain lookup UI | O table (sign bit), 0~7P[4]. | |
| BOh | REGB0 | 7:0 | Default: 0x00 | Access : R/W | |
| | - | 7.3 | Reserved. | | |
| | ADP9X5_DBGSEL[2:0] | 2:0 | Adaptive 9x5 debug ou | utput select. | |
| 31h | REGB1 | 7:0 | Default : 0x00 | Access : R/W | |
| (| | 7:6 | Reserved. | | |
| | ADP9X5GAIN0[5:0] | 5:0 | Adp9x5 gain lookup ta | ble (0~32) <=> (-16~16). | |
| 32h | REGB2 | 7:0 | Default : 0x00 | Access : R/W | |
| | - | 7:6 | Reserved. | | |
| | ADP9X5GAIN1[5:0] | 5:0 | Adp9x5 gain lookup ta | ble (0~32) <=> (-16~16). | |
| 33h | REGB3 | 7:0 | Default : 0x00 | Access : R/W | |
| | - | 7:6 | Reserved. | · | |
| | ADP9X5GAIN2[5:0] | 5:0 | Adp9x5 gain lookup ta | ble (0~32) <=> (-16~16). | |
| B4h | REGB4 | 7:0 | Default : 0x0C | Access : R/W | |



| Index | Mnemonic | Bit | Description | | |
|----------|------------------|-----|----------------------|-------------------------------------|--|
| | - | 7:6 | Reserved. | | |
| | ADP9X5GAIN3[5:0] | 5:0 | Adp9x5 gain lookup t | table $(0\sim32) <=> (-16\sim16)$. | |
| 35h | REGB5 | 7:0 | Default: 0x0F | Access : R/W | |
| | - | 7:6 | Reserved. | | |
| | ADP9X5GAIN4[5:0] | 5:0 | Adp9x5 gain lookup t | Table $(0\sim32) <=> (16\sim16)$. | |
| 86h | REGB6 | 7:0 | Default: 0x10 | Access: R/W | |
| | - | 7:6 | Reserved. | | |
| | ADP9X5GAIN5[5:0] | 5:0 | Adp9x5 gain lookup t | cable (0~32) <-> (-16~16). | |
| 87h | REGB7 | 7:0 | Default: 0x11 | Access : R/W | |
| | - | 7.6 | Reserved. | | |
| | ADP9X5GAIN6[5:0] | 2.0 | Adp9x5 gain lookup t | Table $(0~32) <= (46~16)$. | |
| 38h | REGB8 | 7.0 | Default : 0x14 | Access : R/W | |
| | - | 7:6 | Reserved. | | |
| | ADP9X5GAIN7[5:0] | 5:0 | Adp9x5 gain lookup t | (0~32) <=> (-16~16). | |
| 89h | REGB9 | 7:0 | Default: 0x20 | Access : R/W | |
| | | 7:6 | Reserved. | | |
| | ADP9X5GAIN8[5:0] | 5:0 | Adp9x5 gain lookup | able (0~32) <=> (-16~16). | |
| BAh | REGBA | :0 | Default : 0x20 | Access : R/W | |
| | | 7:6 | Reserved | • | |
| | ADP9X5GAIN9[5:0] | 5:0 | Adp9x5 gain lookup t | able (0~32) <=> (-16~16). | |
| Bh | REGBB | 7:0 | Default: 0x20 | Access : R/W | |
| | | 7:6 | Reserved. | | |
| | ADP9X5GAINA[5.0] | 5.0 | Adp9x5 gain lookup t | able (0~32) <=> (-16~16). | |
| 0h | REGCO | 7:0 | Default: 0xA0 | Access : R/W | |
| | CRMAZD_SEL[1:0] | 7:6 | Chroma 2D Select (5) | x5/5x5/ADP/DEMBLD). | |
| C | LUMA2D_SEL[1:0] | 5:4 | Luma 2D Select (5x5) | /5x5/ADP/adaptive). | |
| * | CRMAOUT_MD[1:0] | 3:2 | Chroma output mode | 2. | |
| | | | 00: Normal. | | |
| | | | 01: 1DH. 10: 1DV. | | |
| | | | 10: 1DV. 11: 2D. | | |
| | LUMAOUT_MD[1:0] | 1:0 | Luma output mode. | | |
| | | | 00: Normal. | | |
| | | | 01: 1DH. | | |
| | | | 10: 1DV. | | |



| Index | Mnemonic | Bit | Description | | |
|---|-------------------------|------------|---|---------------------------|--|
| | | | 11: 2D. | | |
| C1h | REGC1 | 7:0 | Default: 0x33 | Access : R/W | |
| | YETPV_GAIN[3:0] | 7:4 | Luma Entropy gain V for lookup table (multiply $(1\sim16)/4$). | | |
| | YETPH_GAIN[3:0] | 3:0 | Luma Entropy gain H for (1~16)/4). | lookup table (multiply | |
| C2h | REGC2 | 7:0 | Default 1 0x33 | Access : R/W | |
| | CETPV_GAIN[3:0] | 7:4 | Chroma entropy gain V for $(1 \sim 16)(4)$. | or lookup table (multiply | |
| | CETPH_GAIN[3:0] | 3:0 | Chroma Entropy gain H f $(1\sim16)/4$). | or lookup table (multiply | |
| C3h | REGC3 | 7.0 | Default : 0x1F | Access : R/W | |
| | - | 7:5 | Reserved. | | |
| | AUTO2D_EN | 4 | When it is unknown TV s enable. | ystem, force 2D output | |
| | CETP_SCDN_EN | 3 | Chroma entropy scaled down enable. | | |
| | CETP_SCUP_EN | 2 | Chroma entropy scaled up enable. | | |
| YETP_SCDN_EN 1 Luma entropy scales down | | vn enable. | | | |
| | YETP_SCUP_EN | 0 | Luma entropy scaled up | enable. | |
| C4h | REG3688 | 7:0 | Default: 0x00 | Access : R/W | |
| (368 <mark>8h</mark>) | YBLD_FORCE_SW_GAIN[3:0] | 7:4 | Luma blending forced sw | ritch gain (0~128). | |
| | | 3:1 | Reserved. | | |
| | YBLD_FORCE_SW | 0 | Luma blending forced sw | ritch enable. | |
| 25h | REGC5 | 7.0 | Default : 0x00 | Access : R/W | |
| | CROSSPT_EN | JU | Cross point patch enable | | |
| _ | | 6 | Reserved. | | |
| <u>C</u> | CROS PT_DEBUG[1:0] | 5:4 | Cross point patch debug | mode. | |
| | CROSSPOINT_CSHIFT[1:0] | 3:2 | Cross point C shift. | | |
| | CMBRATIO_A[1:0] | 1:0 | Cross point patch, Chrom | na multi-burst ratio A. | |
| C6h | REGC6 | 7:0 | Default : 0x20 | Access : R/W | |
| | YGAINYH1P[3:0] | 7:4 | Luma gain lookup table \ | /H. | |
| | YGAINYH0P[3:0] | 3:0 | Luma gain lookup table \ | /H. | |
| 7h | REGC7 | 7:0 | Default : 0x85 | Access : R/W | |
| | YGAINYH3P[3:0] | 7:4 | Luma gain lookup table \ | /H. | |
| | YGAINYH2P[3:0] | 3:0 | Luma gain lookup table \ | | |



| Index | Mnemonic | Bit | Description | |
|--------------|---------------------|------------|-------------------------------------|---------------------|
| C8h | REGC8 | 7:0 | Default : 0x88 | Access : R/W |
| | YGAINYH5P[3:0] | 7:4 | Luma gain lookup table | <u>-</u> |
| | YGAINYH4P[3:0] | 3:0 | Luma gain lookup table | |
| C9h | REGC9 | 7:0 | Default : 0x88 | Access : R/W |
| | YGAINYH7P[3:0] | 7:4 | Luma gain lookup table | e YH. |
| | YGAINYH6P[3:0] | 3:0 | Luma gain lookup table | e YH. |
| CAh | REGCA | 7:0 | Default: 0x20 | Access : R/W |
| | YGAINYV1P[3:0] | 7:4 | Luma gain lookup table | e YV. |
| | YGAINYV0P[3:0] | 3:0 | Luma gain lookup tabl | e YV. |
| CBh | REGCB | 7.0 | Default : 0x85 | Access : R/W |
| | YGAINYV3P[3:0] | 7.4 | Luma gain lookup tabl | e YV. |
| | YGAINYV2P[3:0] | 3.0 | Luma gain ookup tabl | e YV. |
| CCh | REGCC | 7:0 | Default : 0x88 | Access: R/W |
| | YGAINYV5P[3:0] | 7:4 | Luma gain lookup tabl | e YV. |
| | YGAINYV4P[3:0] | 3:0 | Luma gain lookup tabl | e YV. |
| CDh | REGCD | 7:0 | Default: 0x88 | Access : R/W |
| | YGAINYVZP[3:0] | 7:4 | Luma gain lookup tabl | e YV. |
| | YGAINYV6P[3:0] | 3:0 | Luma gain lookup tabl | e YV. |
| CEh | REGCE | 7:0 | Default : 0x00 | Access : R/W |
| | V X/ | 7:4 | Reserved. | |
| | CMPSEL[3:0] | 3:0 | CMP selection. | |
| CFh | - //// | 7:0 | Default : - | Access : - |
| <u> </u> | - | 7.0 | Reserved. | |
|)0h | REGDO | 7:0 | Default: 0xB9 | Access : R/W |
| | PEAKING_PALCMP_INV | 7 | Peaking PALCMP inver | se. |
| - Ç | IAN_ENH_CLIP[2:0] | 6:4 | Clipping TH (0/16/32/6 | 54/96/128/160/192). |
| | IAN_ENH_CORING[1.0] | 3:2 | Coring TH (0/4/8/16). | |
| | NTSC_PEAKING_SEL | 1 | NTSC peaking method | select. |
| | | | 0: Ian mode. 1: X mode. | |
| | IAN_ENH_PEAKING_EN | 0 | | onablo |
|)1h | REGD1 | 7:0 | Ian enhanced peaking Default: 0x40 | Access : R/W |
| 7 111 | IAN_ENH_Y1GAIN[7:0] | 7:0 | Y1 gain (div(16~128) | |
| D2h | REGD2 | 7:0 | Default : 0x40 | Access : R/W |



| СОМВ | Register (Bank = 36) | | | | |
|----------|---------------------------------------|-------------|--|--|--|
| Index | Mnemonic | Bit | Description | | |
| | IAN_ENH_Y2GAIN[7:0] | 7:0 | Y2 gain (div(16~128) >>3 | 3). | |
| D3h | REGD3 | 7:0 | Default : 0x60 | Access : R/W | |
| | IAN_ENH_Y3GAIN[7:0] | 7:0 | Y3 gain (div(16~128) >>3 | 3). | |
| D4h | REGD4 | 7:0 | Default : 0x20 | Access : R/W | |
| | IAN_MIN_CDIFFH[7:0] | 7:0 | Peaking minimum C differen | ence horizontal. | |
| D5h | REGD5 | 7:0 | Default: 0x08 | Access: R/W | |
| | IAN_MIN_CDIFFV[7:0] | 7:0 | Peaking minimum C differen | ence vertical. | |
| D6h | REGD6 | 7:0 | Default: 0x0A | Access R/W | |
| | - | 7:4 | Reserved. | * | |
| | IAN_CDIFFV_RANGE[1:0] | 3.2 | Peaking C difference vertice | cal range (16/32/64/128). | |
| | IAN_CDIFFH_RANGE[1:0] | 1.0 | Peaking C difference horizo | ontal range (16/32/64/128). | |
| DAh | REGDA | 7. 0 | Default : 0x01 | Access + R/W | |
| | DBG_FP_MD[3:0] | 7:4 | Final patch debug mode. | | |
| | | • | [3]: Debug enable (1). | sin (2) | |
| | | | [2:1]: VDiff(0)/HDiff(1)/Ga [0]: Up(0)/Down(1). | ain(2). | |
| | | 3:1 | Reserved. | | |
| | FINALPATCH_EN | 0 | Ian final patch enable. | | |
| DBh | REGDB | 7 :0 | Default: 0x42 | Access : R/W | |
| | - 1 | 7 | Reserved. | 1100000 111,711 | |
| | IAN_PLHDIFF_SG[2:0] | 6:4 | Ian pure Luma H-diff scale | e select (multiply | |
| | | • | 0/0.125/0.25/0.5/1/2/4/8). | | |
| | - \\\\ | 3 | Reserved. | | |
| | IAN_PLHDIFT_TH[2:0] | 2.0 | Ian pure Luma H-diff thres | shold select | |
| | | V | (32/64/128/256). | | |
| DCh | REGDC | 7:0 | Default : 0x00 | Access: R/W | |
| <u> </u> | IAN_DIFF_SHIFTD[1:0] | 7:6 | Ian pure Luma D diff shift | (div 4/8/16/32) after TH | |
| | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | (8~=32 inC). | | |
| | IAN_DIFF_SHIFTU[1:0] | 5:4 | Ian pure Luma U diff shift | (div 4/8/16/32) after TH | |
| | IAN DIE MOUTDIAN | 3:2 | (8~=32 inC). | (div 1/2/4/8) hafara TU | |
| | IAN_DIFF_MSHTD[1:0] | 1:0 | Ian pure Luma I diff shift | | |
| DDh | IAN_DIFF_MSHTU[1:0] REGDD | 7:0 | Ian pure Luma U diff shift Default: 0x00 | | |
| ווטט | IAN_TH_VER[7:0] | 7:0 | Ian pure Luma TH_VER (2 | Access: R/W 5): II/D diff threshold for | |
| | TUN_111_AFV[\.\\] | 7.0 | detection. | 3). U/D ain uneshola idi | |



| Index | Mnemonic | Bit | Description | |
|-------|-----------------|-----|--------------------------|---------------------|
| DEh | REGDE | 7:0 | Default : 0x05 | Access : R/W |
| | PLHDIFF_TH[7:0] | 7:0 | Pure Luma H differen | ce threshold. |
| 0h | REGE0 | 7:0 | Default : - | Access : RO |
| | HSLOCK | 7 | HSYNC lock happen. | |
| | LOCK3D | 6 | Good timing happen. | |
| | MEMRDBWEVN | 5 | Memory read bandwid | dth not enough. |
| | MEMWRBWEVN | 4 | Memory write bandwi | idth not enough. |
| | NOTHSLOCK | 3 | HSYNC unlock happer | n. |
| | NOTLOCK3D | 2 | Good timing disappea | nr. |
| | HSCHG | | HSYNC counter chang | ge. |
| | MEMBWEVN | 0 | DRAM bandwidth not | enough. |
| 1h | REGE1 | 7.0 | Default : | Access + RO |
| | STLIMG | 7 | Still image happen. | |
| | NOTSTLIMG | 6 | Still image disappear. | |
| | CCHNLACT | 5 | C channel active (may | ybe 5-video (nput). |
| | NOTCCHNIACT | 4 | C-channel quiet (may | be CVBS input). |
| | - | 3 | Reserved. | |
| | FLDCNTCHG | 2 | Field counter change. | |
| | - | 1:0 | Reserved. | |
| 2h | REGE? | 7:0 | Default : - | Access : RO |
| | LN525 | 7 | 525 line system. | , |
| | LN625 | 6 | 625 line system. | |
| | F358 | | 3.58 MHz system. | |
| | F443 | A | 4.43 MHz system. | |
| | NOINPUT | 3 | No input. | |
| C | VDOM D[2:0] | 2:0 | Video mode. | |
| × | | | 0: NTSC_M. | |
| | Y | | 1: NTSC_443. | |
| | | | 2: PAL_M. 3: PAL_BDGHIN. | |
| | | | 4: PAL_NC. | |
| | | | 5: PAL_60. | |
| | | | 6: Input without burs | t. |
| | • | I | 7: Unknown. | |



| COMB Register (Bank = 36) | | | | | |
|---------------------------|--------------------|-----|------------------------------|------------------|--|
| Index | Mnemonic | Bit | Description | | |
| | IRQ_FINAL_STS[1:0] | 7:6 | Raw IRQ status. | | |
| | IRQ_RAW_STS[1:0] | 5:4 | Final IRQ status. | | |
| | - | 3:1 | Reserved. | | |
| | INTERLACE | 0 | Interlace input | | |
| E4h | REGE4 | 7:0 | Default : - | Access : RO | |
| | DETBLANK[7:0] | 7:0 | Detected blank level. | XU | |
| E5h | REGE5 | 7:0 | Default : | Access : RO | |
| | CURBLANK[7:0] | 7:0 | Current used blank level. | | |
| E6h | REGE6 | 7:0 | Default : - | Access : RO | |
| | SYNCLVL[7:0] | 7.0 | Detected sync level | 1 | |
| E7h | REGE7 | 7:0 | Default : - | Access : RO | |
| | SYNCHGHT[7:0] | 7.0 | Detected sync height. | | |
| E8h | REGE8 | 7:0 | Default : - | Access : RO | |
| | BURSTHGHT[7:0] | 7:0 | Detected burst height. | | |
| E9h | REGE9 | 7:0 | Default : - | Access : RO | |
| | DETHORTOTAL[7:0] | 7:0 | Detected horizontal total. | | |
| EAh | REGEA | 7:0 | Default : - | Access : RO | |
| | DETHORTOTAL[15:8] | 7:0 | Please see description of '3 | 36D2h'. | |
| EBh | REGER | 7:0 | Default 1- | Access : RO | |
| | RPTCOVFH[7:0] | 7:0 | Reported chroma overflow | count per line. | |
| ECh | REGEC | 7:0 | Default : - | Access : RO | |
| | RPTCOVFV[7:0] | 7:0 | Reported chroma overflow | count per field. | |
| EDh ~ | | 7.0 | Default : - | Access : - | |
| FFI | | 7:0 | Reserved. | | |



VBI Register (Bank = 37)

| VBI Re | gister (Bank = 37) | | | |
|--------|--------------------|-----|-----------------------|-----------------------------------|
| Index | Mnemonic | Bit | Description | |
| 01h ~ | - | 7:0 | Default : - | Access : - |
| OFh | - | 7:0 | Reserved. | |
| 10h | REG10 | 7:0 | Default : 0x0 | Access : R/W |
| | - | 7:2 | Reserved. | • |
| | TTDECRST | 1 | Teletext decoder soft | ware reset. |
| | TTEN | 0 | Teletext enable. | |
| | | | 0; Disable. | |
| L1h | REG11 | 7.0 | | Access : R/W |
| | DMASRC_ADR_7_0 | 7:0 | DMA source linear ad | dress (lower 8 bits) |
| L2h | REG12 | 7:0 | Default : 0xFF | Access : R/W |
| | DMASRC_ADR_15_8 | 7:0 | DMA source linear ad | ldress (middle 8 bits). |
| 13h | REG13 | 7:0 | Default : 0xFF | Access : R/W |
| | DMASRC_ADR_23_16 | 7:0 | DMA source linear ad | ldress (upper 8 bits). |
| 14h | REG14 | 7:0 | Default : 0xFF | Access : R/W |
| | DMADES_ADR_7_0 | 7:0 | DMA destination (ne | address (lower 8 bits). |
| 15h | REG15 | 7:0 | Default : 0xFF | Access : R/W |
| | DMADES_ADR_15_8 | 7:0 | DMA destination lines | ar address (middle 8 bits). |
| L6h | REG16 | 7:0 | Default : 0xFF | Access : R/W |
| | DMADES_ADR_23_16 | 7:0 | DMA destination linea | ar address (upper 8 bits). |
| J7h | REG17 | 7.0 | Default : 0x00 | Access : R/W |
| | DMAQW_CNT_7_0 | 7:0 | DMA block move cou | nt (unit: 8 bytes; lower 8 bits). |
| L8h | REG18 | 7:0 | Default : 0x00 | Access : R/W |
| | DMAQW_CNT_15_8 | 7:0 | DMA block move cou | nt (unit: 8 bytes; upper 8 bits). |
| L9h 📞 | REG19 | 7:0 | Default : 0x00 | Access : R/W |
| | | 7:5 | Reserved. | |
| | DMA_FUNC | 4:0 | DMA function. | |
| LAh | REG1A | 7:0 | Default : 0x00 | Access : RO, WO |
| | - | 7:2 | Reserved. | |
| | DMA_RDY | 1 | DMA ready status. | |
| | DMA_FIRE | 0 | DMA engine fire signa | al. |
| lBh | REG1B | 7:0 | Default : 0x20 | Access : R/W |
| | DMAERASE_DAT | 7:0 | DMA erase data. | |



| Index | Mnemonic | Bit | Description | |
|-------|-------------------|-----|--------------------------|-------------------------|
| 1Ch | REG1C | 7:0 | Default: 0x00 | Access : R/W |
| | - | 7:3 | Reserved. | |
| | TAG_INT_EN | 2 | Tag interrupt enable. | |
| | DMA_INT_EN | 1 | DMA interrupt enable. | |
| | VBI_INT_EN | 0 | VBI interrupt enable | |
| LEh | REG1E | 7:0 | Default : 0xFF | Access: R/W |
| | DMA_WBE_PRE | 7:4 | DMA previous write by | yte enable. |
| | DMA_WBE_POST | 3:0 | DMA post write byte e | enable. |
| 1Fh | REG1F | 7:0 | Default: 0x00 | Access : R/W |
| | - | 7 4 | Reserved. | <u> </u> |
| | DC_RAW | 3 | Designation code raw | data mode. |
| | VBI_HEADER_RAW | | VBI header raw data r | mode. |
| | VBI_ALL_RAW | 1 | VBI data raw data mo | ode. |
| | SRH_ENG_CLEAR | 0 | Tag search engine cle | ear |
| 20h | REG20 | 7:0 | Default : - | Access : RO |
| | VBIREADY | 7 | VBI line end and telet | ext slicer ready indica |
| | - | 6:5 | Reserved. | |
| | VBI_LN_CNT | 4:0 | VBI line counter. | |
| 1h | REG21 | 7:0 | Default :- | Access : RO |
| | ITSLICERRDY | 7 | Teletext slicer ready in | ndication. |
| | VBI_FIELD_CNT_6_0 | 6:0 | VBI field counter. | |
| 2h | REG22 | 7.0 | Default: 0x00 | Access : R/W |
| | BURST_RE_MD | | Burst read mode enab | ole. |
| | BURST_WE_MD | 6 | Burst write mode enal | ble. |
| _ | MCU_ADR_PORT | 5:0 | MCU memory access a | address port. |
| 23h 📞 | REG23 | 7:0 | Default : 0x00 | Access : R/W |
| | MCU_DATA_PORT | 7:0 | MCU memory access of | data port. |
| 4h | REG24 | 7:0 | Default: 0x00 | Access : R/W |
| | TAGRW_POS_7_0 | 7:0 | Tag read/write positio | on (lower 8 bits). |
| 25h | REG25 | 7:0 | Default: 0x00 | Access : R/W |
| | TAG_PT_DELTA32 | 7:4 | Tag length 32 delta. | |
| | TAGRW_POS_11_8 | 3:0 | Tag read/write positio | on (upper 4 bits). |
| 26h | REG26 | 7:0 | Default : - | Access : RO |
| | PAGEBUF_ADDR_7_0 | 7:0 | Page buffer linear add | lress (lower 8 bits). |



| Index | Mnemonic | Bit | Description | |
|-------|--------------------|-----|-------------------------|--------------------------------|
| 27h | REG27 | 7:0 | Default : - | Access : RO |
| | PAGEBUF_ADDR_15_8 | 7:0 | Page buffer linear add | ress (middle 8 bits). |
| 28h | REG28 | 7:0 | Default : - | Access : RO |
| | PAGEBUF_ADDR_23_16 | 7:0 | Page buffer linear add | ress (upper 8 bits) |
| 29h | REG29 | 7:0 | Default : 0x00 | Access : R W |
| | PAGEBUF_CNT_7_0 | 7:0 | Pager buffer counter (| lower 8 bits). |
| 2Ah | REG2A | 7:0 | Default: 0x00 | Access : R/W |
| | - | 7:4 | Reserved. | |
| | PAGEBUF_CNT_11_8 | 3:0 | Pager buffer counter (| upper 4 bits). |
| 2Bh | REG2B | 7.0 | Default : 0x00 | Access : R/W |
| | - | 7:4 | Reserved. | |
| | FW_SEARCH_SEL | | MCU memory access of | data switch to FW search resul |
| | | | data. | |
| | CYC_DISABLE | 2 | Disable cyclic search w | when touch physical size. |
| | SEARCH_NOSUB | 1 | Search without sub-co | ode. |
| | REQ_64 | 0 | The length of search r | equest. 0->32; 1->64. |
| 2Ch | REG2C | 7:0 | Default : 0x00 | Access : R/W |
| | | 7:4 | Reserved. | |
| | MAGAZINE | 3:0 | Magazine. | |
| 2Dh | REG2D | 7:0 | Default : 0x00 | Access : R/W |
| | PAGE_TENS | 7:4 | Page number tens. | |
| | PAGE_UNITS | 3:0 | Page number units. | |
| Eh | REG2E | 7.0 | Default : 0x00 | Access : R/W |
| | - | 7:6 | Reserved. | |
| | SUB_CODE4 | 5:4 | Sub-code S4. | |
| | SUB_CODE3 | 3:0 | Sub-code S3. | |
| 2Fh | REG2F | 7:0 | Default : 0x00 | Access : R/W |
| | · | 7 | Reserved. | |
| | SUB_CODE2 | 6:4 | Sub-code S2. | |
| | SUB_CODE1 | 3:0 | Sub-code S1. | |
| 30h | REG30 | 7:0 | Default : 0xFF | Access : R/W |
| | TAG_BASE_15_8 | 7:0 | Tag base address. | |
| 31h | REG31 | 7:0 | Default : 0xFF | Access : R/W |
| | TAG_BASE_23_16 | 7:0 | Tag base address. | |



| VBI Re | gister (Bank = 37) | | | |
|--------------|--------------------|-----|----------------------------|--------------------------------|
| Index | Mnemonic | Bit | Description | |
| 32h | REG32 | 7:0 | Default : 0xFF | Access : R/W |
| | PAGE_BASE_15_8 | 7:0 | Page base address. | |
| 33h | REG33 | 7:0 | Default : 0xFF | Access : R/W |
| | PAGE_BASE_23_16 | 7:0 | Page base address. | |
| 34h | REG34 | 7:0 | Default : 0xFF | Access : R/W |
| | PAGE_SIZE | 7:0 | One page size. | XU |
| 35h | REG35 | 7:0 | Default: 0xFF | Access : R/W |
| | TAG_PHY_SIZE | 7:0 | Tag physical size (lowe | er 8 bits). |
| 36h | REG36 | 7:0 | Default: 0x0F | Access : R/W |
| | - | 7 4 | Reserved. | |
| | TAG_PHY_SIZE_11_8 | 3:0 | Tag physical size (uppe | er 4 bits). |
| 37h | REG37 | 7.0 | Default : 0x00 | Access + RO, WO |
| | - | 7:4 | Reserved. | |
| | BUF_ADDR_RDY | 3 | Page buffer linear addr | ress ready. |
| | HIT_STS | 2 | Search hit status. | |
| | TAG_RDY | 1 | Tag ready status. | |
| | TAG_FIRE | 0 | Tag engine fire signal. | |
| 38h | REG38 | 7:0 | Default : 0x00 | Access : R/W |
| | TTBASEADDR2_7_0 | 7:0 | Teletext base address 2 | 2 (lower 8 bits). |
| 39h 👠 | REG39 | 7:0 | Default: 0xFF | Access: R/W |
| | TTBASEADDR2_15_8 | 7:0 | Teletext base address 2 | 2 (middle 8 bits). |
| 3Ah | REG3A | 7:0 | Default : 0xFF | Access: R/W |
| | TTBASEADDR2_23_16 | 7:0 | Teletext base address 2 | 2 (upper 8 bits). |
| 3 B h | REG3B | 7:0 | Default: 0x12 | Access : R/W |
| | TTVBIBUFLEN_7_0 | 7:0 | Teletext VBI buffer length | gth (lower 8 bits). |
| 3Ch 📞 | REG3 C | 7:0 | Default: 0x00 | Access: R/W |
| | TTVBIBUFLEN_15_8 | 7:0 | Teletext VBI buffer length | gth (upper 8 bits). |
| 3Dh | REG3D | 7:0 | Default : - | Access : RO |
| | TTPKTCNT0 | 7:0 | Teletext packet counte | r (lower 8 bits). |
| 3Eh | REG3E | 7:0 | Default : - | Access : RO |
| | TTPKTCNT_15_8 | 7:0 | Teletext packet counte | r (upper 8 bits). |
| 40h | REG40 | 7:0 | Default : 0x21 | Access : R/W |
| | CRIAMPTHDL_9_8 | 7:6 | Closed caption clock ru | n-in amplitude L (upper 2 bits |
| | CCLNSTR1_4_3 | 5:4 | Closed caption line star | t 1 (upper 2 bits). |



| VBI Re | gister (Bank = 37) | | |
|--------|--------------------|-----|---|
| Index | Mnemonic | Bit | Description |
| | CRIDETENNUM_10_8 | 3:1 | Closed caption clock run-in detection enable number (upper 3 bits). |
| | SLCTHDMD | 0 | Closed caption slicer threshold mode. |
| 41h | REG41 | 7:0 | Default: 0x52 Access: R/W |
| | CCLNSTR1_2_0 | 7:5 | Closed caption line start 1 (lower 3 bits) |
| | CCLNEND1 | 4:0 | Closed caption line end 1. |
| 42h | REG42 | 7:0 | Default: 0x1C Access: R/W |
| | CCINTTYPE | 7 | Closed caption interrupt type. 1. Assert 8T after CC line in even field if CC is found 1. According to CCREQ. |
| | - | 6:0 | Reserved. |
| 43h | REG43 | 7:0 | Default: 0xA8 Access: R/W |
| | CRIDETENNUM_7_0 | 7:0 | Closed caption clock run-un detection enable numbe (lower 8 bits). |
| 44h | - | 7:0 | Default : - Access : - |
| | - | 7:0 | Reserved. |
| 45h | REG45 | 7:0 | Default : 0xA0 Access : R/W |
| | CRIAMPTHDL_7_0 | 7:0 | Closed caption clock run-in amplitude L (lower 8 bits |
| 46h | REG46 | 7:0 | Default: 0x00 Access: R/W |
| • | - 1 | 7:6 | Reserved. |
| | CCFRAMTRIGNUM_4_0 | 5:1 | Closed caption frame trigger number. This controls CCFRAMTRIG (VBI_IRQ_STS[3]). When CCFRAMCN == CCFRAMTRIGNUM, CCFRAMTRIG would be asserted. |
| | CCEN | 0 | Closed caption enable. |
| 47h ~ | - | 7:0 | Default : - Access : - |
| 4Eh | | 7:0 | Reserved. |
| 4Fh | REG4F | 7:0 | Default : 0xF8 Access : R/W |
| | CRIAMPTHDH_7_0 | 7:0 | Closed caption clock run-in amplitude upper thresho (lower 8 bits). |
| 50h | REG50 | 7:0 | Default : 0x72 Access : R/W |
| | CRIAMPTHDH_9_8 | 7:6 | Closed caption clock run-in amplitude upper thresho (upper 2 bits). |
| | CCCRIZCTYPE | 5 | Closed caption CRI zero crossing type. 1: positive edge; 0: negative edge. |



| VBI Re | gister (Bank = 37) | | | |
|--------|--------------------|-----|--------------------------|-------------------------------|
| Index | Mnemonic | Bit | Description | |
| | CCLNSTR2 | 4:0 | Closed caption line star | t 2. |
| 51h | REG51 | 7:0 | Default: 0xB2 | Access : R/W |
| | - | 7:5 | Reserved. | |
| | CCLNEND2 | 4:0 | Closed caption line end | 12. |
| 52h | - | 7:0 | Default : - | Access : - |
| | - | 7:0 | Reserved. | XU |
| 53h | REG53 | 7:0 | Default: 0x90 | Access : R/W |
| | CCSCWINLEN | 7:0 | Closed caption start co | de checking window length. |
| 54h | REG54 | 7:0 | Default : 0x04 | Access : R/W |
| | - | 7.6 | Reserved. | . 1 |
| | CCSTRCODEMSK | 5:3 | Closed caption start co | de mask. 1: mask(ignore) ; 0: |
| | | | normal. | |
| | CCSTRCODE | 2:0 | Closed caption start co | de. |
| 55h | REG55 | 7:0 | Default : - | Access : RO |
| | - | 7:2 | Reserved. | |
| | CCBYTEERRH | 1 | Closed caption byte err | or (upper part). |
| | CCBYTEERRL | 0 | Closed caption byte err | or (lower part). |
| 56h | REG56 | 7:0 | Default : - | Access : RO |
| | CCODDFOUND | 7 | Closed caption odd byt | e found indication. |
| | CCEVEFOUND | 6 | Closed cation even byte | e found indication. |
| _ \ | 71,1 | 5 | Reserved. | |
| | CCFRAMENT | 4:0 | Closed caption frame c | ounter. |
| 57h | REG57 | 7.0 | Default : - | Access : RO |
| | CCBYTES_7_0 | 7:0 | Closed caption bytes (le | ower 8 bits). |
| 58h | REG58 | 7:0 | Default : - | Access : RO |
| | CCBYTES_15_8 | 7:0 | Closed caption bytes (u | upper 8 bits). |
| 5Bh | REG5B | 7:0 | Default : - | Access : RO |
| | CC_PACKET_COUNTER | 7:0 | Closed caption packet | counter. |
| 5Ch | REG5C | 7:0 | Default : 0x0F | Access : R/W |
| | - | 7 | Reserved. | · |
| | CCBUFLEN | 6:0 | Closed caption buffer le | ength. |
| 5Dh | REG5D | 7:0 | Default : 0xFF | Access : R/W |
| | CCBASEADDR_23_16 | 7:0 | Closed caption base ad | |
| 5Eh | REG5E | 7:0 | Default : 0xFF | Access : R/W |



| VBI Re | gister (Bank = 37) | | | |
|--------|--------------------|---|----------------------------------|-----------------------------------|
| Index | Mnemonic | Bit | Description | |
| | CCBASEADDR_15_8 | 7:0 | Closed caption base | address (middle 8 bits). |
| 5Fh | REG5F | 7:0 | Default : 0xFF | Access: R/W |
| | CCBASEADDR_7_0 | 7:0 | Closed caption base | address (lower 8 bits). |
| 68h ~ | - | 7:0 | Default : - | Access : - |
| 69h | - | 7:0 | - | • |
| 6Ah | REG6A | 7:0 | Default: 0x05 | Access : R/W |
| | - | 7:5 | Reserved. | |
| | TT2KPMD | 4:3 | Teletext two KP mod | le. |
| | | | 00, 01: Disable. | lue when the difference of TTINTP |
| | | | | s smaller than TTINPTZXTH each |
| | | • | line. | |
| | | | _ | ue when the difference of TTINTP |
| | | zero crossing value is smaller than T field. | | |
| | TTKPSEL2ND | 2:0 | | error gain selection 2nd |
| | TIM SELZIND | 2.0 | parameter. | CITCL Gain Sciection 2nd |
| | | | 000: 2^-9. | |
| | | (= Y- | 001: 2^-10. | |
| | | | 010: 2^-11 011: 2^-12. | |
| | | X | 100: 2^-13 | |
| | | | 101: 2^-14 | |
| | | | 110: 2^-15. | |
| | | | 111: 2^-16. | |
| obh 🔻 | REG6B | 7:0 | Default : 0x00 | Access : R/W |
| CCh | VBI_IRQ_FORCE | | VBI interrupt reques | |
| 6Ch | REG6C | 7:0 7:0 | Default : 0xFF | Access : R/W |
| 6Dh | VBI_IRQ_MSK | | VBI interrupt reques | |
| 6Dh | REG6D | 7:0 | Default : 0x00 | Access : R/W |
| 6Eh | VBI_IRQ_CLR REG6E | 7:0 7:0 | VBI interrupt reques Default: - | Access : RO |
| DEII | VBI_IRQ_STS | 7:0 | VBI interrupt reques | |
| 6Fh | VBI_IRQ_S(S) | 7:0 | Default : - | Access : - |
| OFII | | 7:0 | Delault : - | ACCESS : - |
| 705 | PEC70 | | Dofault : 0::00 | Access t D /M |
| 70h | REG70 | 7:0 | Default : 0x00 | Access: R/W |



| VBI Re | gister (Bank = 37) | | | |
|--------|---------------------|-----|---|---|
| Index | Mnemonic | Bit | Description | |
| | VPS_WSS_EN | 7 | VPS/WSS enable. 0: Disable. | |
| | VPS_EACHFLD | 6 | Enable. VPS each field option. Only detect in odd field option. Detect in odd and even | |
| | WSS_EACHFLD | 5 | WSS each field option. 0: Only detect in odd field option. 1: Detect in odd and even | eld. |
| | - | 4 | Reserved. | |
| | VBI_RST | | VBI software reset. | . 1 |
| | TTINTTYPE | | Teletext available lines. 1. Interrupt is issued at matter whether there is | nen Teletext slicer is ready after fter Teletext available lines no Teletext data. |
| | TEN2 | | enabled by two ways. T | bit. Teletext function could be The formal way is enabled from PVD state is necessary. The This bit directly. |
| 7. h | REG71 | 7.0 | Default : 0xA0 | Access : R/W |
| | TT_INI_CRIWIM_STRPT | 7:0 | Teletext initial state clo- (lower 7 bits). | ck run-in window start point |
| 72h | REG72 | 7:0 | Default: 0x3C | Access : R/W |
| | | 7:6 | Reserved. | |
| X | TT_LN_UPD_DEF | 5 | Teletext line default update enable. | |
| | DT_LN_UPD_REG335 | 4 | Teletext line 335 update | e enable. |
| | TT_LNUPD_REG318 | 3 | Teletext line 318 update | e enable. |
| | TT_LNUPD_REG22 | 2 | Teletext line 22 update | enable. |



| VBI Re | VBI Register (Bank = 37) | | | | | |
|-------------|--------------------------|-----|--|--|--|--|
| Index | Mnemonic | Bit | Description | | | |
| | TT_CRIWIN_MD | 1 | Teletext clock run-in windo 0: Teletext clock run-in statusing TT_INI_CRIWIN_STI TT_INI_CRIWIN_ENDPT in TT_SDY_CRIWIN_ENDPT in 1: Teletext clock run-in status always using TT_INI_CRIWIN_ENDPT. | art-point and end-point are RPT and In initial state and In steady state. In steady state. Int-point and end-point are | | |
| | TT_INI_CRIWIN_STRPT | 0 | Teletext initial clock run-in | window start point (MSB). | | |
| 73h | REG73 | 7:0 | Default : 0xFF | Access : R/W | | |
| | TT_LN_UPDREG06_13 | 7:0 | | to 0) update enable. | | |
| 74h | REG74 | 7:0 | Default : 0xFF | Access : R/W | | |
| | TT_LN_UPDREG14_21 | 7:0 | Teletext line 14 to 21 (bit 1 | | | |
| 75h | REG75 | 7:0 | Default : 0xFF | Access R/W | | |
| | TT_LN_UPDREG319_326 | 7:0 | Teletext line 319 to 326 (b | · | | |
| 76h | REG76 | 7:0 | Default : 0xFF | Access : R/W | | |
| | TT_LN_UPDREG327_334 | 7:0 | Teletext line 327 to 334 (b | | | |
| 77h | REG77 | 7:0 | Default : 0x26 | Access : R/W | | |
| | FT_CRI_AMP_ACC_PT | :0 | Teletext clock run in ampli point. | tude accumulation start | | |
| 78h | REG78 | 7:0 | Default: 0x01 | Access : R/W | | |
| | T_DPLL_PT | 7:0 | Teletext DPLL start point. | | | |
| 79h | REG79 | 7:0 | Default: 0x7D | Access : R/W | | |
| | TT_BLK_LVL_PT | 7:0 | Teletext blank level accum | ulation start point. | | |
| 7A h | REG7A | 7:0 | Default : 0xCF | Access : R/W | | |
| K | TT_VBI_LNEND_4_3 | 7:6 | Teletext VBI line end (upposenerate a notice signal to Teletext data is received in | TTDEC_TOP to indicate | | |
| | TT_DPLL_EN_LEN | 5:0 | Teletext DPLL enable lengt | th. | | |
| 7Bh | REG7B | 7:0 | Default : 0x27 | Access : R/W | | |
| | TT_FRAM_CODE | 7:0 | Teletext framing code valu | e. | | |
| 7Ch | REG7C | 7:0 | Default : 0x06 | Access : R/W | | |
| | TT_VBI_LNEND_2_0 | 7:5 | Teletext VBI line end (lowe | er 3 bits). | | |
| | TT_DAT_LN_STR1 | 4:0 | Teletext data line start 1 (| odd field). | | |
| 7Dh | REG7D | 7:0 | Default: 0x16 | Access : R/W | | |



| VBI Re | gister (Bank = 37) | | | |
|----------|--------------------|-----|---|---|
| Index | Mnemonic | Bit | Description | |
| | TT_FC_WIN_MD | 7 | Teletext framing code wind when TT_CRIWIN_MD = 1 | |
| | TT_FC_ERR_BOND | 6 | Teletext framing code erro 0: Fully match framing cod 1: Allow 1 error in framing | e. |
| | TT_SLICER_RDY_MD | 5 | Teletext slicer ready mode. 0: Teletext slicer is ready w TT_PCC_NI_THD at TT_CH 1: Teletext slicer is ready w TT_FCC_NT_THD. | vhen TT_FCC_NT >= HK_PT. |
| | TT_DAT_LNEND1 | 4.0 | Teletext data line end 1 (o | dd field). |
| 7Eh | REG7E | 7:0 | Default: 0x85 | Access : R/W |
| | TT_INIT_PKT_EN | | Teletext initial packet coun 0: Packet counter increases detected with upper-bound 1: Packet counter increases detected without upper-bound | s when reletext packet is (TT VBI BUF_LEN). s when Teletext packet is |
| | | 6:5 | Reserved. | |
| | TT_DAT_LN_STR2 | 4:0 | Teletext data line start 2 (e | even field). |
| 7Fh | REG7F | 7:0 | Default : 0xF6 | Access : R/W |
| | TT_BASE_ADDR_SEL | 7 | Teletext base address sour | ce selection. |
| | TT_SL_PT_MD | 6:5 | Teletext single line point m [1]: | ode. |
| | | | 0: Start from TT_DAT_LINI | _ |
| | | | | previous line is no Teletext. |
| | 1 1 | 0 | [0]: 0: Disable TT_SL_PT_MD. 1: Enable TT_SL_PT_MD. | |
| . | TT_DAT_LN_END2 | 4:0 | Teletext data line end 2 (ev | ven field). |
| 80h | REG80 | 7:0 | Default : 0x54 | Access : R/W |



| VBI Re | gister (Bank = 37) | | | |
|-----------|--------------------------|----------------|---|---------------------------|
| Index | Mnemonic | Bit | Description | |
| | TT_KP_SELMAN | 7:5 | Teletext DPLL phase error 000: 2^-9. 001: 2^-10. 010: 2^-11. 011: 2^-12. | gain parameter selection. |
| | TT PLV LVI MD | 4 | 100: 2^-13. 101: 2^-14. 110: 2^-15. 111: 2^16. Teletext blank level mode. | //Ov. |
| | TT_BLK_LVL_MD | 4 | 0: Calculate blank level fro line set by TT_BLK_LVL_LN1: Calculate blank level in e | |
| 041 | TT_BLK_LVL_LN | 3:0 | Teletext blank level line. | |
| 81h | REG81 TT_CRI_AMP_THD | 7:0 7:0 | Default : 0x37 | Access: R/W |
| 82h | REG82 | 7:0 | Default : 0x8E | Access: R/W |
| 52 | TT_PH_ACC_INC_NORMI_15_8 | 7:0 | Teletext phase accumulate parameter 1, used in PAL. | · |
| 83h | REG83 | 7:0 | Default: 0x6B | Access : R/W |
| | TT_PH_ACC_INC_NORM1_7_0 | 7:0 | Teletext phase accumulate parameter 1, used in PAL. | d incremental normalized |
| 84h | REG84 | 7:0 | Default 10x36 | Access : R/W |
| 7 | MT_INI_CRI_WIN_ENDPT_7_0 | 7.0 | Teletext initial clock run-in bits). | window end point (lower 8 |
| 85 | REG85 | 70 | Default: 0x80 | Access : R/W |
| | TT_INI_CRI_WIN_ENDPT_8 | V | Teletext initial clock run-in | window end point (MSB). |
| | | 6:4 | Reserved. | |
| | TT_TESTBUS_SEL | 3:0 | VBI test bus data selection | |
| 86h | REG86 | 7:0 | Default : 0x8C | Access : R/W |
| | TT_MU_CRIAMR | 7:6 | Teletext blending parameter amplitude. 00: 1/4. 01: 1/8. 10: 1/16. 11: 1/32. | er for clock run-in |
| | TT_CRI_WIN_LEN | 5:0 | Teletext clock run-in windo | w length. |
| 87h | REG87 | 7:0 | Default : 0x19 | Access : R/W |



| VBI Re | gister (Bank = 37) | | | |
|--------|--------------------------|-----|--|--|
| Index | Mnemonic | Bit | Description | |
| | TT_SLC_THD_TRKPT | 7:0 | Teletext slicer threshold tractions are threshold tracking would be started at the slice threshold automatic |
| 88h | REG88 | 7:0 | Default : 0xD5 | Access : R/W |
| | - | 7:5 | Reserved. | |
| | TT_SDY_FCMON_CNTTHD | 4:0 | Teletext line monitor count TT_CHK_PT is at TT_DAT_ TT_NGN_CNT = TT_SDY_ | |
| 89h | REG89 | 7:0 | Default: 0xC1 | Access: R/W |
| | TT_INI_TPKTSEL | 70 | Teletext packet receiving n 0: Refresh when the field o 1: Refresh when reaching | changes. |
| | TT_PH_ACC_MD | 6 | Teletext phase accumulation O: Depend on SCVI_FSC. 1: Depend on TTPHACCTY | |
| | TT_PH_ACC_TYPE | 5 | 0: TT_PH_ACC_INC_NORM 1; TT_PH_ACC_INC_NORM | |
| | TT_SRCH_FCCNT_THD | 4:0 | Teletext framing code courstate. If TTFCCNT were no would be ignited. | nter threshold in search-FC t over threshold, re-training |
| 8Ah | REG8A | 7:0 | Default 0x31 | Access : R/W |
| | ノメン | 7 | Reserved. | |
| | TT_CRI_AMP_HALF_HLM1_9_8 | 6:5 | Teletext CRI half amplitude | e high limit (upper 2 bits). |
| | TT_SDY_FCCMT_THD | 4:0 | Teletext framing code cour state. If TTFCCNT were no would be ignited. | nter threshold in steady t over threshold, re-training |
| 8Bh | REGUB | 7:0 | Default : 0x04 | Access : R/W |
| | | 7:5 | Reserved. | |
| X | TT_SXCH_FCMON_CNTTHD | 4:0 | Teletext line monitor count state. TT_CHK_PT is at TT_TT_MON_CNT = TT_SRCH | _DAT_LN_END when |
| 8Ch | REG8C | 7:0 | Default : 0x9A | Access : R/W |



| VBI Re | gister (Bank = 37) | | | |
|--------|-----------------------------------|-----|---|--|
| Index | Mnemonic | Bit | Description | |
| | TT_MUCRI_FOUND_PT | 7:6 | Teletext blending parameter point. 00: ½. 01: ¼. 10: 1/8. 11: 1/16. | er for clock run-in found |
| | - | 5:4 | Reserved. | XO. |
| | TT_FAST_DPLL_ACQ_ON | 3 | Teletext fast DPLL acquisiti | ion on. |
| | TT_SYMB_INTP_BASE | 2:0 | Teletext symbol interpolation | on base. |
| 8Dh | REG8D | 7:0 | Default : 0xE5 | Access : R/W |
| | TT_SLC_THD_ADPON | | Teletext slicer threshold ad | aptation on. |
| | TT_SIG_DET_SEL TT_MU_SLC_THD_ERR | 5:4 | | n TT_BLK_LVL+ which are average values _FOUND is base on mode0. n CC_DIN1_2FSC with error ID is based on mode1. ror parameter selection, |
| | TT_SLC_THD LAT_SEL | 3:2 | Teletext slicer threshold lat point of CC_DIN1_2FSC for 00: 0. 01: 1. 10: 2. 11: 3. | · |
| × | TT_BLK_LVL_LAT_SEL | 1:0 | Teletext blank level latch so of CCDIN1_2FSC for blank 00: 12. 01: 11. 10: 10. 11: 9. | , · · |
| 8Eh | REG8E | 7:0 | Default : 0x78 | Access : R/W |
| | TT_PH_ACC_INC_NORM2_15_8 | 7:0 | Teletext phase accumulate parameter 2, used in SECA | |
| 8Fh | REG8F | 7:0 | Default: 0x81 | Access : R/W |



| Index | Mnemonic | Bit | Description |
|-------|--------------------------|-----|--|
| | TT_PH_ACC_INC_NORM2_7_0 | 7:0 | Teletext phase accumulated incremental normalized parameter 2, used in SECAM. |
| 90h | - | 7:0 | Default : - Access : - |
| | - | 7:0 | Reserved. |
| 91h | REG91 | 7:0 | Default : 0x50 Access : R/W |
| | TTLN_CNTRFLD_THD_9_8 | 7:6 | Teletext line counter folded threshold (upper 2 bits). |
| | TT_CRI_DET_SEL | 5 | 0: The same as TT_SIG_DET_SEL setting. 1: Inversion of TT_SIG_DET_SEL setting. |
| | VPS_DAT_LN_STR | 4:0 | VPS data line start definition. |
| 92h | REG92 | 7:0 | Default : 0x30 Access : R/W |
| | - | 7 | Reserved. |
| | VPS_CRI_WIN_ENDPT_9_8 | 6:5 | VPS clock run-in window end point (upper 2 bits). |
| | VPS_DAT_LN_END | 4:0 | VPS data line end definition. |
| 93h | REG93 | 7:0 | Default: 0xA3 Access: R/W |
| | VPS_CRI_WIN_STRPT | 7:0 | VPS clock run-in window start point. |
| 94h | REG94 | 7:0 | Default : 0x86 Access : R/W |
| | VPS_CRI_WIN_ENDPT_7_0 | 7:0 | VPS clock run-in window end point (lower 7 bits). |
| 95h | REG95 | /:0 | Default : 0x36 Access : R/W |
| | VPS_SLC_THDPT | 7:0 | VPS start point for slicer threshold calculation. |
| 96h 📥 | REG96 | 7:0 | Default : 0x14 Access : R/W |
| | VPS_DPLLPT | 7:0 | VPS DPLL start point. |
| 97h | REG97 | 7:0 | Default : 0x0F Access : R/W |
| | TT_FC_WIN_ENDPT_9_8 | 7.6 | Teletext framing code window end point (upper 2 bits) |
| | VPS_DPLL_ENLEN | 5:0 | VPS DPLL enable length. |
| 98h | REG98 | 7:0 | Default : 0x37 Access : R/W |
| | VPS_CRI_AMP_THD | 7:0 | VPS clock run-in amplitude threshold. |
| 99h 💢 | REG99 | 7:0 | Default : 0x8C Access : R/W |
| | VPS_PH_ACC_INC_NORM_15_8 | 7:0 | VPS phase accumulation incremental normalized parameter. |
| 9Ah | REG9A | 7:0 | Default : 0x01 Access : R/W |
| | VPS_PH_ACC_INC_NORM_7_0 | 7:0 | VPS phase accumulation incremental normalized parameter. |
| 9Bh ∼ | - | 7:0 | Default : - Access : - |
| 9Ch | - | 7:0 | Reserved. |
| | · | i | • |



| VBI Re | gister (Bank = 37) | | |
|--------|--|-----|--|
| Index | Mnemonic | Bit | Description |
| 9Dh | REG9D | 7:0 | Default: 0x00 Access: R/W |
| | TT_BASE_ADDR1_7_0 | 7:0 | Teletext base address 1 (lower 8 bits). |
| 9Eh | REG9E | 7:0 | Default : 0xFF Access : R/W |
| | TT_BASE_ADDR1_15_8 | 7:0 | Teletext base address 1 (middle 8 bits). |
| 9Fh | REG9F | 7:0 | Default: 0xFF Access: R W |
| | TT_BASE_ADDR1_23_16 | 7:0 | Teletext base address 1 (upper 8 bits). |
| A0h | REGA0 | 7:0 | Default: 0xAF Access: R/W |
| | TT_FC_WIN_ENDPT_7_0 | 7:0 | Teletext maining code window end point (lower 8 bits) |
| A1h | REGA1 | 7:0 | Default: 0x39 Access: R/W |
| | TTLN_CNTRFLD_THD_7_0 | 7.0 | Teletext line counter folded threshold (lower 8 bits). |
| A2h | REGA2 | 7:0 | Default: 0x24 Access: R/W |
| | TT_CRIAMPHALFLLMT | 7.0 | Teletext CF I half amplitude low limit |
| A3h | REGA3 | 7:0 | Default: 0x2C Access: R/W |
| | TT_CRI_AMP_HALF_HLMT_7_0 | 7:0 | Teletext CRI half amplitude high limit (lower 8 bits). |
| A5h | REGA5 | 7:0 | Default: - Access: RO |
| | VPS_SC_CNT | 7:4 | VPS start code counter. |
| | WSS_SC_CNT | 3:0 | WSS start code counter |
| A6h | REGA6 | 7:0 | Default : - Access : RO |
| | VPS_BYTE3 | 7:0 | VPS byte 3, which is the received byte set by |
| | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | VPS_BYTE_IDX3. |
| A7h | REGA7 | 7:0 | Default : - Access : RO |
| | VPS_BYTE4 | 7:0 | VPS byte 4, which is the received byte set by |
| | | | VPS_BYTE_IDX4. |
| A8h | - | 7:0 | Default : - Access : * |
| | * | 7:0 | Reserved. |
| A9h | REGA9 | 7:0 | Default : - Access : RO |
| | TT_PKT_CNT2_7_0 | 7:0 | Teletext packet counter (lower 8 bits). |
| AAh | REGAA | 7:0 | Default : - Access : RO |
| | TT_PKT_CN72_15_8 | 7:0 | Teletext packet counter (upper 8 bits). |
| ABh | REGAB | 7:0 | Default : - Access : RO |
| | - | 7:4 | Reserved. |
| | TT_FLD_CNT | 3:0 | Teletext field counter. |
| ACh | REGAC | 7:0 | Default : - Access : RO |
| | VPS_BIT_BIPH_ERR_CNT1 | 7:4 | VPS bit bi-phase error counter 1 (index 1 byte). |



| VBI Re | gister (Bank = 37) | | | |
|--------|--|-----|---|------------------------------|
| Index | Mnemonic | Bit | Description | |
| | VPS_BIT_BIPH_ERRCNT2 | 3:0 | VPS bit bi-phase error cou | nter 2 (Index 2 byte). |
| ADh | REGAD | 7:0 | Default : - | Access : RO |
| | VPS_BYTE1 | 7:0 | VPS byte 1, which is the re VPS_BYTE_IDX1. | eceived byte set by |
| AEh | REGAE | 7:0 | Default : - | Access : RO |
| | VPS_BYTE2 | 7:0 | VPS byte 2, which is the re VPS_BYTE_IDX2 | eceived byte set by |
| AFh | REGAF | 7:0 | Default : - | Access : RO |
| | WSS_SC_STS | 7 | WSS start code status. 1 v | |
| | | | WSS_SC_REAL_CNT_THD, | |
| | | X | VSS_SDY_SC_REAL_CNT WSS_PULL_SC_REAL_CNT | |
| | WSS_SLICER_RDY | | WSS slicer ready indication. Reserved. | |
| | - | 5 | | |
| | VPS_SLICER_RDY 4 VPS_slicer ready indication. 1 when | | . 1 when VPS_SC_CNT >= | |
| | | | | VPS_SRCH_SC_CNT_THD |
| | | | |), and VPS_ state is steady. |
| | - TT CLICEN DDV3 | 3:2 | Reserved. | tion 1 colon TT FC CNT |
| | TT_SLICER_RDY2 | 77 | Teletext slicer ready indica | T_CHK_PT and TT_STATE is |
| • | 1 1=X | | steady. | |
| | | 0 | Reserved. | |
| 80h | REGB0 | 7:0 | Default : - | Access : RO |
| | TT_BLK_LVL_9_2 | 7:0 | Teletext blank level. | _ |
| B1 | REGB1 | 7:0 | Default : - | Access : RO |
| | TT_SLC_THD_9_2 | 7.0 | Teletext slicer threshold. | 1 |
| B2h | REGB2 | 7:0 | Default : 0x8A | Access : R/W |
| | VPS_STR_CODE_15_8 | 7:0 | VPS start code (upper 8 bi | ts). |
| B3h | REGB3 | 7:0 | Default : 0x99 | Access : R/W |
| | VPS_STRCODE_7_0 | 7:0 | VPS start code (lower 8 bit | T ['] |
| B4h | REGB4 | 7:0 | Default: 0x45 | Access : R/W |



| VBI Re | gister (Bank = 37) | | | |
|--------|----------------------|-----|--|---------------------------------|
| Index | Mnemonic | Bit | Description | |
| | VPS_KPSEL_MAN | 7:5 | VPS DPLL gain parameter | selection. |
| | | | 000: 2^-9. | |
| | | | 001: 2^-10. | |
| | | | 010: 2^-11. | • |
| | | | 011: 2^-12. | |
| | | | 100: 2^-13. 101: 2^-14. | |
| | | | 110.2^-15. | |
| | | | 111: 2 16. | |
| | VPS_SRCH_SC_CNT_THD | 4:0 | VPS search start code cou | nter threshold. Refer to |
| | | | VPS_SLICER_RDY. | |
| B5h | REGB5 | 7.0 | Default : 0x65 | Access : R/W |
| | VPS_SYMB_INTP_BASE | 7:5 | VPS symbol interpolation I | base. |
| | VPS_SDY_SC_CNT_THD | 4.0 | VPS steady state start cod VPS_SLICER_RDY. | e counter threshold. Refer to |
| B6h | REGB6 | 7:0 | Default : 0xB5 | Access : R/W |
| | VPS_BYTE_IDX4 | 7:4 | VPS byte index 4. | |
| | VPS_BYTY_IDX3 | 3:0 | VPS byte index 3. | |
| B7h | REGB7 | 7:0 | Default : 0xED | Access : R/W |
| | VPS_BYTE_IDX2 | 7:4 | VPS byte index 2 | |
| | VPS_BYTE_IDX1 | 3:0 | VPS byte index 1. | |
| B8h | REGB8 | 7:0 | Default : 0x4F | Access : R/W |
| | VPS_SC_WIN_ENDPT_9_8 | 7:6 | VPS start code window en | d point (upper 2 bits). |
| | VPS_INT_TVPE | 5 | VPS interrupt type. | |
| | | | 0: Issue after VPS detection | on line if VPS slicer is ready. |
| | | | 1: Always issue after VPS | detection line. |
| | WSS_INT_TYPE | 4 | WSS interrupt type. | |
| | | | | on line if WSS slicer is ready. |
| × | | | 1: Always issue afterWSS | detection line. |
| | VPS_BYTENUM | 3:0 | VPS byte number. | <u> </u> |
| B9h | REGB9 | 7:0 | Default : 0x7D | Access : R/W |
| _ | VW_BLK_LVL_PT | 7:0 | VPS / WSS start point for | |
| BAh | REGBA | 7:0 | Default : 0x63 | Access: R/W |
| | VPS_SC_WIN_ENDPT_7_0 | 7:0 | | dow end point (lower 8 bits). |
| BBh | REGBB | 7:0 | Default : 0x0A | Access : R/W |
| | - | 7:6 | Reserved. | |



| VBI Re | BI Register (Bank = 37) | | | | |
|--------|-------------------------|-----|---|----------------------------------|--|
| Index | Mnemonic | Bit | Description | | |
| | WSS_DATA_CHK_OP | 5 | WSS data check option. 0: No checking data difference 1: Checking data difference | | |
| | VPS_SDY_SC_MON_CNT_THD | 4:0 | VPS steady state start code | monitor counter threshold. | |
| BCh | REGBC | 7:0 | Default : 0x60 | Access : R/W | |
| | WSS525_SYMB_INTP_BASE | 7:0 | WSS symbol interpolation I system. | base for NTSC 525-line | |
| BDh | REGBD | 7:0 | Default: 0x00 | Access : R/W | |
| | WSS525_PH_ACCINC | 7:0 | WSS phase accumulation in NTSC 525-line system. | ncremental parameter for | |
| BEh | REGBE | 7.0 | Default : 0x78 | Access : R/W | |
| | WSS_CRI_AMPTHD_N | 7:0 | WSS clock run-in amplitude 525-line system. | e threshold for NTSC | |
| BFh | REGBF | 7:0 | Default : 0x58 | Access : R/W | |
| | NP_MD[1:0] | 7:6 | NTSC/PAL mode selection | for debugging. | |
| | WSS_BIT_ID_THRSD | 5:0 | WSS bit identification three bit equals 32 cycles at 4*F | shold for 525-line system. 1 sc. | |
| C0h | REGC0 | 7:0 | Default : 0x57 | Access : R/W | |
| 1 | WSS_KPSELMAN | 7:5 | WSS DPLL cain parameter 000: 2~9. 001: 2^-10. 010: 2^-11 011: 2^-12. | selection. | |
| | | | 100: 2^-13. | | |
| | | | 101: 2^-14. 110: 2^-15. | | |
| | 4 7 0 | U | 111: 2^-16. | | |
| | WSS_DATLNSTR_P | 4:0 | WSS data start line for PAL | 625-line system. | |
| C1h | REGC1 | 7:0 | Default : 0xA3 | Access : R/W | |
| | WSS_CRI_WIN_STRPT | 7:0 | WSS clock run-in window s | | |
| C2h | REGC2 | 7:0 | Default : 0x9C | Access : R/W | |
| | WSS_CRI_WIN_ENDPT_7_0 | 7:0 | WSS clock run-in window e | end point (lower 8 bits). | |
| C3h | REGC3 | 7:0 | Default : 0x4B | Access : R/W | |
| | WSS_CRI_WIN_ENDPT_9_8 | 7:6 | WSS clock run-in window e | end point (upper 2 bits). | |
| | WSS_DPLL_ENLEN[5:0] | 5:0 | WSS DPLL enable length. | * | |
| C4h | REGC4 | 7:0 | Default : 0x32 | Access : R/W | |



| VBI Re | gister (Bank = 37) | | | |
|--------|--------------------------|----------------|---|-------------------------------|
| Index | Mnemonic | Bit | Description | |
| | WSS_SLC_THD_EN_ENDPT | 7:0 | WSS slicer threshold enab | le end point. |
| C5h | REGC5 | 7:0 | Default : 0x78 | Access : R/W |
| | WSS_CRI_AMP_THD_P | 7:0 | WSS clock run-in amplitud system. | le threshold for PAL 625-line |
| C6h | REGC6 | 7:0 | Default : 0xB8 | Access : R/W |
| | WSS_SC_WIN_ENDPT_7_0 | 7:0 | WSS start code window er | nd point (lower 8 bits). |
| C7h | REGC7 | 7:0 | Default : 0x1E | Access : R/W |
| | WSS_STR_CODE_23_16 | 7:0 | WSS start code (upper 8 e | elements). |
| C8h | REGC8 | 7:0 | Default: 0x3C | Access : R/W |
| | WSS_STR_CODE_15_8 | 7.0 | WSS start code (middle 8 | elements). |
| C9h | REGC9 | 7:0 | Default : 0x1F | Access : R/W |
| | WSS_STR_CODE_7_0 | 7:0 | WSS start code (lower 8 e | elements). |
| CAh | REGCA | 7:0 | Default : 0x42 | Access : R/W |
| | WSS_PULL_SC_MON_CNT_THD | 7:4 | WSS pull-in state start cod | e monitor counter threshold. |
| | WSS_PULL_SC_REAL_CNT_THD | 3:0 | WSS pull-in state start coo | le real counter threshold. |
| CBh | REGCB | 7:0 | Default : 0xC8 | Access : R/W |
| | WSS_SDY_SC_MON_CNT_THD | 7:4 | WSS steady state start cod | de monitor counter |
| | | 1 | threshold. | |
| | WSS_SDY_SC_REAL_CNT_THD | 3:0 | WSS steady state start coo | de real counter threshold. |
| CCh _ | REGCC | 7:0 | Default : 0xBD | Access: R/W |
| _ // | WSS_DAT_LNEND_P | 7:3 | WSS data end line for PAL | . 625-line system. |
| | WSS_STUS_CHIC_OP | 2 | WSS status check option. | |
| | | | 0: Original method. | IVDT |
| | WSS_SC_WIN_ENDPT_9_8 | | 1: Depend on WSS_SC_CF | |
| CDh | | 7.0 | WSS start code window er | |
| CDh | WSS_WORD_7_0 | 7:0 7:0 | Default : - WSS word (lower 8 bits). | Access : RO |
| CEh | REGCE | 7:0 7:0 | Default : - | Access : RO |
| CEII | WSS_WORD_15_8 | 7:0 | WSS word (middle 8 bits). | |
| CFh | REGCI REGCI | 7:0 7:0 | Default : - | Access : RO |
| | | 7:4 | Reserved. | ACCESS . NO |
| | WSS_WORD_19_16 | | | |
| | NNO20_NNONT_13_10 | 3:0 | WSS word (upper 4 bits). | |



SECAM Register (Bank = 38)

| | Register (Bank = 38) | | | |
|-------|----------------------|--|---------------------------------|---|
| Index | Mnemonic | Bit | Description | |
| 01h | REG01 | 7:0 | Default : 0x00 | Access : R/W |
| | SCM_RST | 7 | SECAM software reset | |
| | | | 0: Normal operation. | |
| | MIXC_EN | 6 | 1: Reset. Chroma mixing enable | |
| | MIAC_LIV | | 0: Disable | |
| | | | | settings of WFUNC_ISO and |
| | | | YDEV THRSD. | |
| | WFUNC_ISO | 5 | Chroma weighting fur 0. Normal. | iction isolation. |
| | | X | 1: Isolate asymmetric | weighting. |
| | SCM_RES_OP | 4 | SCM_RESULT report | ption. |
| | X | | 0: Immediate. | |
| | | 2 | 1: During VBI. | |
| | ID_MD | 3 Reserved. 2 Identification mode selection. Set to 1 frame ID for SECAM detection in line 7 | | plection Set to 1 only if using |
| | ID_IID | | | |
| | | \ | 320~328. | |
| | SCMID_OP | | SECAM identification of | • |
| | | | 1. Ignore VD state sta | when VD state is stable. able condition. |
| | SCMID_EN | 0 | SECAM identification f | |
| 02h | REG02 | 7:0 | Default : 0x98 | Access : R/W |
| | SAMPLE_ST0_/_0 | 7:0 | Start of sample point | (lower 8 bits) for 4.43 MHz. |
| 03h | REG03 | 7:0 | Default: 0xA4 | Access : R/W |
| | SAMPLE_END0_7_0 | 7:0 | End of sample point (| lower 8 bits) for 4.43 MHz. |
| 04h | REG04 | 7:0 | Default : 0x1B | Access: R/W |
| × | LINE_STA | 7:0 | Start of line number of | f odd field. |
| 05h | REG05 | 7:0 | Default : 0x54 | Access : R/W |
| | LINE_STB_7_0 | 7:0 | Start of line number of | |
| 06h | REG06 | 7:0 | Default : 0x01 | Access: R/W |
| | SAMPLE_STO_10_8 | 7:5 | | (upper 3 bits) for 4.43MHz. |
| | SAMPLE_ENDO_10_8 | 4:2 | <u> </u> | upper 3 bits) for 4.43MHz. |
| 07' | LINE_STB_9_8 | 1:0 | | f even field (upper 2 bits). |
| 07h | REG07 | 7:0 | Default : 0xF0 | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|--------------|-------------------|------------|--|---|
| IIIUEX | LINE_LEN0 | 7:0 | Length of observation | line for 4 43MHz |
| 08h | REG08 | | | |
| USN | | 7:0 | Default : 0x01 | Access: R/W |
| | SCM_Y2Y601_BP | | ì | T601 operation bypassing option. |
| | MAG_MD | 6:5 | 00: Original value. 01: MAG_INT/2. | |
| | | | 10: MAG_INT/8. | |
| | | | 11: MAG/32. | |
| | ID_CTR_MD | 4:3 | SECAM identification of | |
| | | | 00: Depend on magni | ▼ · · · · · · · · · · · · · · · · · · · |
| | | | | tude and sign difference. tude difference and sign flipping. |
| | | X | | tude difference, sign difference, |
| | | | and sign flipping. | |
| | ID_ACT_FIELD | 2:0 | Active field number of | f SECAM identification. |
| 09h | REG09 | 7:0 | Default: 0x60 | Access: R/W |
| | MAG_THRSD44_7_0 | 7:0 | Magnitude threshold f | for Fsc 4.43MHz (lower 8 bits). |
| 0Ah | REG0A | 7:0 | Default : 0x21 | Access: R/W |
| | MAG_THRSD44_15_8 | 7:0 | Magnitude threshold | r Fsc 4.43MHz (middle 8 bits). |
| 0Bh | REG0B | 7:0 | Default : 0x40 | Access : R/W |
| | | 7 | Reserved. | |
| | LINE_PIXNUM_10_8 | 6:4 | Pixel number of line b | |
| | MAG_THRSD44_19_16 | 3:0 | | for Fsc 4.43MHz (upper 4 bits). |
| 0Ch | REGOC | 7:0 | Default : 0x48 | Access: R/W |
| | LINE_PIXNUM_7_0 | 7:0 | Pixel number of line b program 11'h448). | ouffer (if the number is 1097, |
| OD h | REGOD | 76 | Default : 0x06 | Access : R/W |
| ווטע | ID_THRSD | 7:0 | Threshold for SECAM | <u>-</u> |
| 0Eh | REGOE | 7:0 | Default : 0x88 | Access: R/W |
| JEII X | NONSCM_THRSD | 7:4 | Non-SECAM decision t | |
| | SCM_THRSD | 3:0 | SECAM decision thres | |
| 0Fh | - | 7:0 | Default : - | Access : - |
| J 111 | _ | 7:0 | Reserved. | A33331 |
| 10h | REG10 | 7:0 | Default : 0x00 | Access : R/W |
| | MAG_THRSD42_7_0 | 7:0 | | for Fsc 4.285MHz (lower 8 bits). |
| 11h | REG11 | 7:0 | Default : 0x20 | Access : R/W |



| Index | Mnemonic | Bit | Description |
|--------|--------------------|-----|---|
| | MAG_THRSD42_15_8 | 7:0 | Magnitude threshold for Fsc 4.285MHz (middle 8 bits) |
| 12h | REG12 | 7:0 | Default : 0x00 Access : R/W |
| | - | 7:4 | Reserved. |
| | MAG_THRSD42_19_16 | 3:0 | Magnitude threshold for Fsc 4.285MHz (upper 4 bits). |
| 13h | REG13 | 7:0 | Default : 0x08 Access : R/W |
| | MAG_DEV_THRSD_7_0 | 7:0 | Magnitude deviation threshold for SECAM color-off detection (unsigned lower 8 bits). |
| 14h | REG14 | 7:0 | Default 0x00 Access R/W |
| | MAG_DEV_THRSD_15_8 | 7:0 | Magnitude deviation threshold for SECAM color-off detection (unsigned upper 8 bits). |
| 15h | REG15 | 7:0 | Default : 0xFF Access : R/W |
| | HW_SCM_COFF_EN | | Hardware SECAM color-off enable. 0: Disable , 1: Enable. |
| | SCM_COFF_THRSD | 6:0 | Hardware SECAM color-off threshold (2 lines / unit). |
| 16h ~ | - | 7:0 | Default: Access: |
| 18h | - | 7:0 | Reserved. |
| 19h | REG19 | 7:0 | Default : 0x03 Access : R/W |
| • | SCM_BPYN OBV_MD | 6 | Bypass Y (Luma) notch filter option. 0: Normal mode. 1: Bypass mode Observation mode. |
| | | | 0: Field base. 1: Within one field. |
| | - | 5:4 | Reserved. |
| ر ر | SCMGCLK_OP | 3 | SECAM clock gating option. 0: Gate SECAM clock when operating at 3.58MHZ(or not stable VD state). 1: No clock gating. |
| | CMBGCLK_OP | 2 | Comb clock gating option. 0: No clock gating. 1: Gate comb filter clock when SECAM decoder is operating. |
| | CLPMD[1:0] | 1:0 | Chroma LPF mode. 00: Bypass. 01: 1.5 MHz. 10: 1.25 MHz. 11: 1 MHz. |



| SECAM | Register (Bank = 38) | | | |
|--------|----------------------|----------|--|--|
| Index | Mnemonic | Bit | Description | |
| 1Ah ∼ | - | 7:0 | Default : - | Access : - |
| 1Dh | - | 7:0 | Reserved. | |
| 1Eh | REG1E | 7:0 | Default: 0x04 | Access : R/W |
| | SCM_YSEP_FLTMD | 7:6 | Y separation filter selection of the sel | ction. |
| | - | 5 | Reserved. | |
| | SCM_CBCRLPON | 4 | SECAM Čb/Cr LPF switc 0 Off. 1: On. | ch. |
| | LUMAFIXMD | O | Luma Fix Mode. 0: Normal. 1: Luma is controlled b | y SDBK level. |
| | SCM_YDLYMD | 2:0 | | mode. 0: advance 4; 1: e 2; 3: advance 1; 4: normal; ; 7: delay 3. |
| 1Fh | REG1F | 7:0 | Default : 0x30 | Access : RO, R/W |
| | SCM_IRQ_FORCE | 7.6 | SECAM Interrupt force | bits. |
| | SCM_IRQ_MSK | 5:4 | SECAM Interrupt mask | bits. |
| | SCM_IRQ_CLR | 3:2 | SECAM Interrupt clear | bits. |
| | SCM_IRQ_STS | 1:0 | SECAM Interrupt status | s bits. |
| 20h | REG20 | 7:0 | Default: 0x00 | Access : R/W |
| | - | 7:4 | Reserved. | |
|) (| SCMINITYPE | | SECAM interrupt type. 0: Issue when SECAM 1: Issue when detection | ID result changes. on related data updates. |
| × | | 2:0 | Reserved. | |
| 21h ~ | YU | 7:0 | Default : - | Access : - |
| 24h | - | 7:0 | Reserved. | |
| 25h | REG25 | 7:0 | Default : 0x00 | Access : R/W |
| | - | 7 | Reserved. | |
| | SCM_IFMD | 6:4 | SECAM IF Compensation | on Filter Mode. |
| | - | 3:0 | Reserved. | |
| 26h | REG26 | 7:0 | Default : 0xFC | Access : R/W |



| Index | Mnemonic | Bit | Description | |
|-------|----------------------|-----|---|--------------------------------------|
| | SDBKLEVEL_7_0 | 7:0 | Static de-blanking le | vel (lower 8 bits). |
| 27h | REG27 | 7:0 | Default : 0x04 | Access : R/W |
| | SCMBLANKSTR | 7:0 | Start point of blank | period. |
| 28h | REG28 | 7:0 | Default : 0x6 | Access : R/W |
| | SCMBLANKEND | 7:0 | End point of blank p | eriod. |
| 29h | REG29 | 7:0 | Default : 0x0 | Access : R/W |
| | - | 7:4 | Reserved. | |
| | SIGN_FLIP_THRSD_11_8 | 3:0 | Frequency deviation detection (upper 4 b | sign flipping threshold for its). |
| 2Ah | REG2A | 7 0 | Default : 0xFF | Access : R/W |
| | SIGN_FLIP_THRSD_7_0 | 7:0 | Frequency deviation detection (lower 8 b) | sign flipping threshold for its). |
| 2Bh | REG2B | 7:0 | Default : 0x5F | Access : R/W |
| | VDE_SCTL_11_8 | 7:4 | Saturation bound value (upper 4 bits). | lue control after de-emphasis filte |
| | DCAL_SCTL_11_8 | 3:0 | Saturation bound va filter (upper 4 bits). | lue control before de-emphasis |
| 2Ch | REG2C | 7.0 | Default: 0x3A | Access : R/W |
| | DCAL_SCTL_7_0 | :0 | Saturation bound va filter (lower 8 bits). | lue control before de-emphasis |
| 2Dh | REG2D | 7:0 | Default : 0x54 | Access : R/W |
| | VDE_SCTL_7_0 | 7:0 | Saturation bound value (lower 8 bits). | lue control after de-emphasis filter |
| 2Eh | REG2E | 7.0 | Default : 0x06 | Access : R/W |
| | TRIG_LINE_NUM_7_0 | 7:0 | Trigger line number bits). | for generating interrupt (lower 8 |
| 2Fh | REG2F | 7:0 | Default : 0x80 | Access : R/W |
| × | SCM_CGAINMD | 7 | SECAM chroma gain 0: Controlled by DSF 1: Controlled by 2Fh | o |
| | SCM_CGAINREG | 6:5 | SECAM chroma gain 01: x2. 10: x4. Others: x1. | |
| | | 4:2 | Reserved. | |



| SECAM | SECAM Register (Bank = 38) | | | | | |
|-------|----------------------------|-----|--|-------------------------------|--|--|
| Index | Mnemonic | Bit | Description | | | |
| | TRIG_LINE_NUM_9_8 | 1:0 | Trigger line number for bits). | generating interrupt (upper 2 | | |
| 30h | REG30 | 7:0 | Default : - | Access : RO | | |
| | SCMID_DONE | 7 | SECAM identification do | ne indication. | | |
| | SCMID_YES | 6 | SECAM signal found bit. | • | | |
| | DR_LINE | 5 | Dr line indication. | X | | |
| | DB_LINE | 4 | Db line indication. | | | |
| | INTB | 3 | Line type indication. | | | |
| | SCMID_STS | 2:0 | SECAM ID status. | | | |
| | | | 000. Idle. | A | | |
| | | YK | 001/010/011: ID progre | ess) | | |
| | | | 110: SECAM. 111: No SECAM signal of | discovery | | |
| 31h ~ | | 7:0 | Default : - | Access: | | |
| 35h | | | | ACCESS: | | |
| | PEGGG | 7:0 | Reserved. | | | |
| 36h | REG36 | 7:0 | Default : - | Access RO | | |
| | - | 7:5 | Reserved. | A and 11 11 11 | | |
| | HW_SCM_COFF | 4 | Hardware SECAM color | off indication. | | |
| | | 3:2 | Reserved. | | | |
| | SCM_FSC | 1:0 | Fsc status from AFEC_T | ⁻OP. | | |
| | | | 00: NTSC 3 58MHz. 01: PAL 4.43MHz. | | | |
| | | • | 10: SECAM 4.285156MF | ∃z. | | |
| | | | 11: Reserved. | | | |
| 38h ~ | - | 7:0 | Default : - | Access : - | | |
| 3Bh | - 3 | 7:0 | Reserved. | | | |



SAR Register (Bank = 3A)

| SAR Regi | ster (Bank = 3A) | | | |
|------------------------|--------------------|-----|--|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG3A00 | 7:0 | Default : 0x00 | Access : R/W |
| (3A00h) | SAR_START | 7 | SAR start. | |
| | SAR_PD | 6 | SAR power down. 0: Enable. 1: Power down. | ×0. |
| | SAR_MODE | 5 | Select SAR ADC operation months of the second of the secon | ode. |
| | SINGLE | 4 | 1/ Enable SINGLE channel m | ode. |
| | KEYPAD_LEVEL | 3 | Keypad level. 0: Active high. 1: Active low. | |
| | SAR_SINGLE_CH[2:0] | 2:0 | Select channel for single cha | nnel mode. |
| 01h | REG3A02 | 7:0 | Default: 0x00 | Access . R/W |
| (3A02h) | CKSAMP_PRD[7:0] | 7.0 | CKSAMP_PRD. | |
| 05h (3A0Ah) | REG3A0A | 7.0 | pefault : 0x00 | Access : R/W |
| | | 7:6 | Reserved. | |
| | SAR_CH1_LOB[5:0] | 5:0 | SAR channel 1 lower bound. | |
| 06h | REG3 AOC | 7:0 | Default: 0x00 | Access : R/W |
| (3A0Ch) | | 7:6 | Reserved. | |
| | SAR_CH2_UPU(5:0] | 5:0 | SAR channel 2 upper bound. | |
| 07h | REG3A0E | 7:0 | Default : 0x00 | Access : R/W |
| (3 <mark>4</mark> 0Eh) | | 7:6 | Reserved. | |
| | SAR_CH2_LOB[5:0] | 5:0 | SAR channel 2 lower bound. | T |
| 08h | REG3A10 | 7:0 | Default : 0x00 | Access : R/W |
| (3A10h) | | 7:6 | Reserved. | |
| | SAR_CH3_UPB[5:0] | 5:0 | SAR channel 3 upper bound. | T |
| 09h | REG3A12 | 7:0 | Default : 0x00 | Access: R/W |
| (3A12h) | - | 7:6 | Reserved. | |
| | SAR_CH3_LOB[5:0] | 5:0 | SAR channel 3 lower bound. | T |
| 0Ah | REG3A14 | 7:0 | Default : 0x00 | Access : R/W |
| (3A14h) | - | 7:6 | Reserved. | |
| | SAR_CH4_UPB[5:0] | 5:0 | SAR channel 4 upper bound. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|--|-------------|--|--------------|
| 0Bh | REG3A16 | 7:0 | Default : 0x00 | Access : R/W |
| (3A16h) | - | 7:6 | Reserved. | |
| | SAR_CH4_LOB[5:0] | 5:0 | SAR channel 4 lower bou | ınd. |
| OCh | REG3A18 | 7:0 | Default : 0x00 | Access : RO |
| (3A18h) | SAR_RDY | 7 | SAR ready | Y |
| | - | 6 | Reserved | |
| | SAR_ADC_CH1_DATA[5:0] | 5:0 | SAR ADC channel 1 outp | ut data. |
| DDh | REG3A1A | 7:0 | Default: 0x00 | Access : RO |
| (3A1Ah) | - | Z :6 | Reserved. | • |
| | SAR_ADC_CH2_DATA[5:0] | 5:0 | SAR ADC channel 2 outp | ut data. |
| DEh | REG3A1C | 7:0 | Default : 0x00 | Access : RO |
| (3A1Ch) | - X | 7:6 | Reserved. | |
| | SAR_ADC_CH3_DATA[5:0] | 5:0 | SAR ADC channel 3 outp | ut data. |
| 0Fh | REG3A1E | 7:0 | Default 0x00 | Access : RO |
| (3A1Eh) | - | 7:6 | Reserved. | |
| : | SAR_ADC_CH4_DATA[5:0] | 5:0 | SAR ADC channel 4 outp | ut data. |
| LOh | REG3A20 | 7:0 | Default : 0xFF | Access : R/W |
| (3A20h) | OEN_SAR_GPIO[3:0] | 7:4 | Output enable for GPIO | pad. |
| | \\/ | | 0: Enable. | |
| | ~ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ | • | 1: Disable. | |
| <i>1</i> 7. | SAR_AISEL[3:0] | 3:0 | · · | |
| | | | 1: Analog input. 0: GPIO. | |
| L o h | REG3A21 | 7:0 | Default : 0x00 | Access : R/W |
| 3A21h) | SAR FREERUN | | Set up SAR ADC for free | |
| | | | 0: Controlled by digital (| |
| - X | | | 1: Freerun. | |
| | SARADC_PD | 6 | SAR ADC power down. | |
| | | | 1: Power down. | |
| | CAD CHICK STAT | F 4 | 0: Enable SAR ADC. | |
| | SAR_CHSEL[1:0] | 5:4 | SAR ADC channel select. 00: Channel 0. | |
| | | | 01: Channel 1. | |
| | | | 10: Channel 2. | |
| | | | 11: Channel 3. | |



| SAR Regi | ster (Bank = 3A) | | | |
|---------------------|-------------------------|------------|------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | I_SAR_GPIO[3:0] | 3:0 | Output data for GPIO pad. | |
| 12h | REG3A24 | 7:0 | Default : 0x00 | Access : RO |
| (3A24h) | - | 7:6 | Reserved. | • |
| | C_SAR_GPIO[5:0] | 5:0 | Input data for GPIO pad. | A • |
| L3h | REG3A26 | 7:0 | Default : 0x0 | Access : RO, R/W |
| (3A26h) | - | 7:4 | Reserved | |
| | SAR_INT_STATUS | 3 | Status of SAR_INT. | |
| | SAR_INT_FORCE | 2 | Force interrupt for SAR_INT. | |
| | SAR_INT_CLR | 1 | Interrupt clear for SAR INT. | A • • • • • • • • • • • • • • • • • • • |
| | SAR_INT_MASK | 0 | Interrupt mask for SAR_INT. | * |
| | | | 0: Enable. | |
| | | | 1: Disable. | |
| L5h | REG3A2A | 7:0 | Default: 0x00 | Access : R/W |
| (3A2Ah) | - | 7:6 | Reserved. | |
| | SAR_CH5_UPB[5 0] | 5.0 | SAR channel 5 upper bound. | |
| L6h | REG3A2C | 7:0 | Default : 0x00 | Access : R/W |
| (3A2Ch) | - | 7:6 | Reserved. | |
| | SAR_CH5_LOB[5:0] | 5:0 | SAR channel 5 lower bound. | T |
| 17h | REG3 A2E | 7:0 | Default : 0x00 | Access : R/W |
| (3A2Eh) | ~ \\ \T' | 7:6 | Reserved | |
| | SAR_CH6_UPB[5:0] | 5:0 | SAR channel 6 upper bound. | T |
| L8h | REG3A30 | 7:0 | Default : 0x00 | Access : R/W |
| (3A30h) | - | 7:6 | Reserved. | |
| | SAR CH6_LOB[5:0] | 5:0 | SAR channel 6 lower bound. | T |
| L9h | REG3A32 | 7:0 | Default : 0x00 | Access : RO |
| (3A32h) | | 7:6 | Reserved. | |
| | SAR_ADC_CH5_DATA[5:0] | 5:0 | SAR ADC for channel 5 data | read back. |
| LAh | REG3A34 | 7:0 | Default : 0x00 | Access : RO |
| (3A34h) | - | 7:6 | Reserved. | |
| | SAR_ADC_CH6_DATA[5:0] | 5:0 | SAR ADC for channel 6 data | read back. |
| LBh | REG3A36 | 7:0 | Default : 0x0F | Access : R/W |
| (3A36h) | - | 7:6 | Reserved. | |
| | I_SAR_GPIO_EXT_2CH[1:0] | 5:4 | SAR[5:4] Output data for GP | PIO pad. |



| SAR Regi | SAR Register (Bank = 3A) | | | | | |
|---------------------|---------------------------|-----|---|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| | OEN_SAR_GPIO_EXT_2CH[1:0] | 3:2 | SAR[5:4] Output enable for GPIO pad. 0: Enable. 1: Disable. | | | |
| | SAR_AISEL_EXT_2CH[1:0] | 1:0 | SAR[5:4] Pad GPIO/Ain switch. 1: Analog input. 0: GPIO. | | | |
| 20h ~ 22h | - | 7:0 | Default: - Access : - | | | |
| (3A40h ~ 3A45h) | - | - | Reserved. | | | |





PIU_MISC_0 Register (Bank = 3C)

| PIU_MIS | C_0 Register (Bank = 3 | BC) | | |
|---------------------|------------------------|-------------|--|-------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h ~ 0Fh | - | 7:0 | Default : - | Access : - |
| (3C00h ~ 3C1Fh) | - | - | Reserved. | \ |
| 10h | REG3C20 | 7:0 | Default : 0x00 | Access : RO, R/W |
| (3C20h) | CRC_DUM_10[4:0] | 7:3 | Bit 0 is used as DST_SEL_VD | MCU. |
| | DMA_BUSY | 2 | DMA busy. | |
| | DMA_DONE | 1 | DMAtidle. | |
| | - | 0 | Reserved. | |
| 10h | REG3C21 | 7:0 | Default: 0x00 | Access : RO |
| (3C21h) | DMA_STATE[7:0] | 7:0 | DMA status. | |
| 20h | REG3C40 | 7:0 | Default: 0x11 | Access : R/W |
| (3C40h) | CSZ_SETUP[3:0] | 7:4 | Number of cycles between SF SPI_SCK | PI_CSZ falling and first |
| | CSZ_HOLD[3:0] | 3:0 | Number of cycles between las | t SPI_SCK and SPI_CSZ rising. |
| 20h | REG3C41 | 7:0 | Default: 0x01 | Access : R/W |
| (3C41h) | FAST | | FAST mode. | |
| | | 6:4 | Reserved. | |
| | CSZ_HIGH[3:0] | 3:0 | Number of cycles when SPI_0 | CSZ = high. |
| 26h | REG3C4C | 7:0 | Default : 0x00 | Access : R/W |
| (3C4Ch) | RESERVEDO[7:0] | 7:0 | [5:0]: SPI clock selection. | |
| | | | [8]: SPI new cycle. | |
| 26h (3C4Dh) | REG3C4D | 7 0 | Default : 0x00 | Access : R/W |
| - | RESERVEDO[15.8] | 7:0 | see description of '3C4Ch'. | |
| 27h (3C4Lh) | REG3C4E | 7:0 | Default : 0x00 | Access : R/W |
| | RESERVED0[23:16] | 7:0 | See description of '3C4Ch'. | |
| 27h (3C4Fh) | REG3C4F | 7:0 | Default : 0x00 | Access : R/W |
| | RESERVEDO[31:24] | 7:0 | See description of '3C4Ch'. | A WO |
| 2Ah (3C54h) | REG3C54 | 7:0 | Default : 0x00 | Access : WO |
| (2 22) | CDI NEW CVCIE | 7:1 | Reserved. | 0 |
| 30h | SPI_NEW_CYCLE REG3C60 | 7: 0 | Force SPI to issue a new cycl Default: 0xAA | Access : R/W |
| (3C60h) | | 7:0 | | - |
| (222 | WDT_KEY[7:0] | 7:0 | enable: WDT_KEY != 0xaa55 | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|---------------------|-----|---|--------------------------|
| 30h | REG3C61 | 7:0 | Default : 0x55 | Access : R/W |
| 3C61h) | WDT_KEY[15:8] | 7:0 | See description of '3C60h' | · . |
| 31h | REG3C62 | 7:0 | Default : 0x00 | Access : R/W |
| 3C62h) | WDT_SEL[7:0] | 7:0 | WDT interval, 65536 * (6 | 5536 - WDT_SEL) cycles 🔸 |
| 31h | REG3C63 | 7:0 | Default : 0xFC | Access : R/W |
| 3C63h) | WDT_SEL[15:8] | 7:0 | See description of 3C62h | ' |
| 32h | REG3C64 | 7:0 | Default: 0x00 | Access: R/W |
| (3C64h) | WDT_INT_SEL[7:0] | 7:0 | When WDT_ENT[31:16] : interrupt occurs. | > WDT_INT_SEL, watchdog |
| 32h | REG3C65 | 7:0 | Default : 0xFF | Access : R/W |
| 3C65h) | WDT_INT_SEL[15:8] | 7.0 | See description of 3C64h | |
| 33h | REG3C66 | 7:0 | Default : 0x00 | Access.: RO, WO |
| 3C66h) | - | 7:3 | Reserved. | |
| | WDT_CLR_RESET_FLAG | 2 | Clear watchdog reset flag | |
| | WDT_CLR_MCU | 1 | Clear watchdog. | |
| | WDT_RST | 0 | Watchdog reset occurs. |) |
| 38h | REG3C70 | 7:0 | Default : 0x00 | Access : R/W |
| (3C70h) | POWER_STATUS0[7:0] | 7.0 | Power status 0. | |
| 38h 🔼 | REG3 C71 | 7:0 | Default: 0x00 | Access : R/W |
| 3C71h) | POWER_STATUS0[15:8] | 7:0 | See description of '3C70h' | 1 |
| 9h | REG3C72 | 7:0 | Default: 0x00 | Access : R/W |
| 3C72h) | POWER_STATUS1[7:0] | 7:0 | Power status 1. | |
| 39 | REG3C73 | 7.0 | Default : 0x00 | Access : R/W |
| 3C73h) | POWER_STATUS1[15:8] | 7.0 | See description of '3C72h' | ı |
| BAh 🌈 📗 | REC3C74 | 7:0 | Default : 0x00 | Access : R/W |
| 3C74h) | POWER_STATUS2[7:0] | 7:0 | Power status 2. | |
| BAh | REG3C75 | 7:0 | Default: 0x00 | Access : R/W |
| 3C75h) | POWER_STATUS2[15:8] | 7:0 | See description of '3C74h' | |
| Bh | REG3C76 | 7:0 | Default: 0x00 | Access : R/W |
| 3C76h) | POWER_STATUS3[7:0] | 7:0 | Power status 3. | |
| Bh | REG3C77 | 7:0 | Default: 0x00 | Access : R/W |
| (3C77h) | POWER_STATUS3[15:8] | 7:0 | See description of '3C76h' | |
| 3Ch | REG3C78 | 7:0 | Default : 0x00 | Access : R/W |



| | C_0 Register (Bank = 3 | _ | T | |
|---------------------|------------------------|-----|-----------------------------|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (3C78h) | POWER_STATUS4[7:0] | 7:0 | Power status 4. | |
| BCh | REG3C79 | 7:0 | Default : 0x00 | Access : R/W |
| 3C79h) | POWER_STATUS4[15:8] | 7:0 | See description of '3C78h'. | |
| Dh | REG3C7A | 7:0 | Default : 0x00 | Access : R/W |
| 3C7Ah) | POWER_STATUS5[7:0] | 7:0 | Power status 5. | XU |
| Dh | REG3C7B | 7:0 | Default : 0x00 | Access : R/W |
| 3C7Bh) | POWER_STATUS5[15:8] | 7:0 | See description of '3C7Ah'. | |
| Eh | REG3C7C | 7:0 | Default: 0x00 | Access : R/W |
| 3C7Ch) | POWER_STATUS6[7:0] | 7:0 | Power status 6. | <u> </u> |
| Eh | REG3C7D | 7:0 | Default : 0x00 | Access : R/W |
| 3C7Dh) | POWER_STATUS6[15:8] | 7.0 | See description of '3C7Ch'. | |
| Fh | REG3C7E | 7.0 | Default : 0x00 | Access: R/W |
| 3C7Eh) | POWER_STATUS7[7:0] | 7:0 | Power status 7. | |
| Fh | REG3C7F | 7:0 | Default: 0x00 | Access R/W |
| | POWER_STATUS7[15:8] | 7.0 | See description of '3C7Eh'. | |
| 0h | REG3C80 | 7:0 | Default : 0x00 | Access : R/W |
| 3C80h) | TIMER_MAX_0[7:0] | 7:0 | When internal counter === | IMER_MAX, interrupt occurs |
| 0h | REG3C81 | 7:0 | Default : 0x00 | Access : R/W |
| 3C81h) | TIMER_MAX_0[15:8] | 7:0 | See description of '3C80h'. | |
| 1h | REG3C82 | 7:0 | Default : 0x00 | Access : R/W |
| 3C82h) | TIMER_MAX_0[23:16] | 7:0 | See description of '3C80h'. | |
| 1h | REG3C83 | 7:0 | Default : 0x00 | Access : R/W |
| 8 3 h) | TIMER_MAX_0[31:24] | 7:0 | See description of '3C80h'. | |
| 2h | REG3C84 | 7:0 | Default : 0x00 | Access : RO |
| 3C84h) | TIMER_CNT_CAP_0[7:0] | 7:0 | Captured counter. | |
| 2h | REG3C85 | 7:0 | Default : 0x00 | Access : RO |
| 3C85h) | TIMER_CNT_CAP_0[15:8] | 7:0 | See description of '3C84h'. | |
| 3h | REG3C86 | 7:0 | Default : 0x00 | Access : RO |
| 3C86h) | TIMER_CNT_CAP_0[23:16] | 7:0 | See description of '3C84h'. | |
| 3h | REG3C87 | 7:0 | Default : 0x00 | Access : RO |
| 3C87h) | TIMER_CNT_CAP_0[31:24] | 7:0 | See description of '3C84h'. | • |
| 4h | REG3C88 | 7:0 | Default : 0x00 | Access : WO |
| 3C88h) | _ | 7:2 | Reserved. | • |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|------------------------|-------------|-----------------------------|------------------------------|
| | CLR_0 | 1 | Clear internal counter. | |
| | CAPTURE_0 | 0 | Capture internal counter. | |
| 44h | REG3C89 | 7:0 | Default : 0x00 | Access : R/W |
| (3C89h) | TIMER_CTRL_0[7:0] | 7:0 | 0: Disable. 3: Enable. | · ^O. |
| 50h | REG3CA0 | 7:0 | Default 0x00 | Access : R/W |
| (3CA0h) | TIMER_MAX_1[7:0] | 7:0 | When internal counter == | TIMER_MAX, interrupt occurs. |
| 50h | REG3CA1 | 7:0 | Default: 0x00 | Access : R/W |
| (3CA1h) | TIMER_MAX_1[15:8] | 7:0 | See description of '3CA0h'. | • |
| 51h | REG3CA2 | 7:0 | Default : 0x00 | Access : R/W |
| (3CA2h) | TIMER_MAX_1[23:16] | V :0 | See description of 3CA0h' | |
| 51h | REG3CA3 | 7:0 | Default : 0x00 | Access: R/W |
| 3CA3h) | TIMER_MAX_1[31:24] | 7:0 | See description of '3CA0h'. | |
| 52h | REG3CA4 | 7:0 | Default 0x00 | Access RO |
| (3CA4h) | TIMER_CNT_CAP_1[7:0] | 7:0 | Captured counter. | |
| 52h | REG3CA5 | 7:0 | Default : 0x00 | Access : RO |
| (3CA5h) | TIMER_CNT_CAP_1[15:8] | 7.0 | See description of '3CA4h' | |
| 53h | REG3CA6 | 7:0 | Default : 0x00 | Access : RO |
| (3CA6h) | TIMER_CNT_CAP_1[23:16] | 7:0 | See description of '3CA4h'. | |
| 53h | REG3CA7 | 7:0 | Default : 0x00 | Access : RO |
| 3CA7h) | TIMER_CNT_CAP_1[31:24] | 7:0 | See description of '3CA4h'. | |
| 54h | REG3CA8 | 7:0 | Default : 0x00 | Access : WO |
| 3CA8h) | | 7.2 | Reserved. | |
| | CLR 1 | 1 | Clear internal counter. | |
| | CAPTURE_1 | 0 | Capture internal counter. | |
| 54h | REG3CA9 | 7:0 | Default : 0x00 | Access : R/W |
| (3CA9h) | TIMER_CTRL_1[7:0] | 7:0 | 0: Disable. | - |
| | | | 3: Enable. | |
| 50h | REG3CC0 | 7:0 | Default : 0x92 | Access : R/W |
| 3CC0h) | ISP_ID[7:0] | 7:0 | ID of ISP. | |
| 50h | REG3CC1 | 7:0 | Default : 0x4D | Access : R/W |
| (3CC1h) | ISP_PWD1[7:0] | 7:0 | ISP password 1. | |
| 51h | REG3CC2 | 7:0 | Default : 0x53 | Access : R/W |



| PIU_MISC_0 Register (Bank = 3C) | | | | |
|---------------------------------|---------------------|-----|---|--------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| (3CC2h) | ISP_PWD2[7:0] | 7:0 | ISP password 2. | |
| 61h | REG3CC3 | 7:0 | Default: 0x54 | Access : R/W |
| (3CC3h) | ISP_PWD3[7:0] | 7:0 | ISP password 3. | • |
| 62h | REG3CC4 | 7:0 | Default : 0x41 | Access : R/W |
| (3CC4h) | ISP_PWD4[7:0] | 7:0 | ISP password 4. | <u> XO</u> |
| 62h | REG3CC5 | 7:0 | Default : 0x52 | Actess : R/W |
| (3CC5h) | ISP_PWD5[7:0] | 7:0 | ISP password 5. | |
| 63h | REG3CC6 | 7:0 | Default: 0x00 | Access : R/W |
| (3CC6h) | ISP_CTRL0[7:0] | 7:0 | ISP password 6. | • |
| 70h | REG3CE0 | 7:0 | Default : 0x00 | Access : R/W |
| (3CE0h) | DMA_SRC_ADR_0[7:0] | 7.0 | Source address lower word. | |
| 70h | REG3CE1 | 7.0 | Default : 0x00 | Access: R/W |
| (3CE1h) | DMA_SRC_ADR_0[15;8] | 7:0 | See description of '3CE0h'. | |
| | REG3CE2 | 7:0 | Default : 0x00 | Access R/W |
| | DMA_SRC_ADR_1[7:0] | 7.0 | Source address higher word. | |
| 71h | REG3CE3 | 7:0 | Default : 0x00 | Access : R/W |
| (3CE3h) | DMA_SRC_ADR_1[15:8] | 7.0 | See description of '3CE2h'. | , |
| 72h | REG3CE4 | 7:0 | Default: 0x00 | Access: R/W |
| (3CE4h) | DMA_DST_ADR_0(7)01 | 7:0 | Destination address lower wordestination is DRAM. | ord, must align to 8-byte when |
| 72h | REG3CE5 | 7:0 | Default: 0x00 | Access : R/W |
| (3CE5h) | DMA_DST_ADR_0[15:8] | 7:0 | See description of '3CE4h'. | |
| 73 | REG3CE6 | 7:0 | Default : 0x00 | Access : R/W |
| (3CE6h) | DMA_DST_ADR_1[7:0] | 7.0 | Destination address higher w destination is DRAM. | ord, must align to 8-byte when |
| 73h | REG3CE7 | 7:0 | Default: 0x00 | Access : R/W |
| (3CE7h) | DMA_DST_ADR_1[15.8] | 7:0 | See description of '3CE6h'. | |
| 74h | REG3CE8 | 7:0 | Default : 0x00 | Access : R/W |
| (3CE8h) | DMA_SIZE_0[7:0] | 7:0 | DMA size lower word, must all is DRAM. | ign to 8-byte when destination |
| 74h | REG3CE9 | 7:0 | Default: 0x00 | Access : R/W |
| (3CE9h) | DMA_SIZE_0[15:8] | 7:0 | See description of '3CE8h'. | |
| 75h | REG3CEA | 7:0 | Default : 0x00 | Access : R/W |



| PIU_MIS | PIU_MISC_0 Register (Bank = 3C) | | | | | |
|---------------------|---------------------------------|-----|--|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| (3CEAh) | DMA_SIZE_1[7:0] | 7:0 | DMA size higher word, must align to 8-byte when destination is DRAM. | | | |
| 75h | REG3CEB | 7:0 | Default : 0x00 Access : R/W | | | |
| (3CEBh) | DMA_SIZE_1[15:8] | 7:0 | See description of '3CEAh'. | | | |
| 76h | REG3CEC | 7:0 | Default : 0x00 Access : R/W WO | | | |
| (3CECh) | DMA_ADDR_INC | 7 | Set to 1 when destination is not increasing, for VDMCU. | | | |
| | DMA_RIU_MODE | 6 | Same as DMA_DST_SEL. | | | |
| | DMA_BIG_ENDIAN | 5 | Swap byte order in 4-byte word. | | | |
| | - | 4 | Reserved. | | | |
| | DMA_DST_SEL | 3 | 0€ DRAM. | | | |
| | | | DSP when CRC_DUM_10[0] is 0, VDMCU when | | | |
| | X | | CRC_DUM_10[0] is 1. | | | |
| | - | 2:1 | Reserved | | | |
| | DMA_TRIG | 0 | DMA trigger bit, write only. | | | |
| 7Dh ~ 7Fh | | 7:0 | Default :- Access : - | | | |
| (3CFAh ~ | | | Reserved. | | | |
| 3CFEh) | | | | | | |



IR Register (Bank = 3D)

| IR Regist | er (Bank = 3D) | | | |
|---------------------|------------------------|-----|--|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 00h | REG3D00 | 7:0 | Default : 0x1F | Access : R/W |
| (3D00h) | RC_FIFO_WFIRST | 7 | RC FIFO read/write first. 0: Read first. 1: Write first. | .8. |
| | RC_FIFO_CLEAR | 6 | RC FIFO clear 0: Disable 1: Enable. | |
| | RC_AUTOCONFIG | 5 | RC5 and RC6 setting auto co | nfiguration. |
| | RC6_LS_THR_L[4:0] | 4:0 | RC6 leading pulse threshold | * 32. |
| 00h | REG3D01 | 7:0 | Default : 0x00 | Access : R/W |
| (3D01h) | RCIN_INV | | RC input invert. 0: Disable. 1: Enable | |
| | RC_DEBUG_SEL[2:0] | 6:4 | RC debug output select. | |
| | RC_WKUP_EN | | RC wakeup enable. 0: Disable. 1: Enable. | |
| | RQ5EXT_EN | | Extended RC-5 enable. 0: Disable. 1: Enable. | |
| N) | RC6_EN | 1 | 0: RC5. 1: RC6. | |
| 2 | RC_EN | | RC receiver enable. O Disable. 1: Enable. | |
| 01h | REG3D02 | 7:0 | Default : 0xA0 | Access : R/W |
| (3D02h) | RC_LONGPULSE_THR[7:0] | 7:0 | RC long pulse threshold. | |
| 01h | REG3D03 | 7:0 | Default : 0x04 | Access : R/W |
| (3D03h) | - | 7:5 | Reserved. | |
| | RC_LONGPULSE_THR[12:8] | 4:0 | See description of '3D02h'. | |
| 02h | REG3D04 | 7:0 | Default : 0xC0 | Access : R/W |
| (3D04h) | RC_LONGPULSE_MAR[7:0] | 7:0 | RC6 long pulse margin, only | for RC6. |
| 02h | REG3D05 | 7:0 | Default : 0x00 | Access : R/W |
| (3D05h) | - | 7:5 | Reserved. | |



| IR Register (Bank = 3D) | | | | | |
|-------------------------|-----------------------|-----|---|-------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | RC6_LS_THR_H[2:0] | 4:2 | RC6 leading pulse threshold 3 | * 1024. | |
| | RC_LONGPULSE_MAR[9:8] | 1:0 | See description of '3D04h'. | | |
| 03h | REG3D06 | 7:0 | Default : 0x41 | Access : R/W | |
| (3D06h) | RC_INT_THR[6:0] | 7:1 | RC integrator threshold * 8. | • | |
| | RC6_ECO_EN | 0 | RC6 ECO function enable. | XU | |
| 03h | REG3D07 | 7:0 | Default 10x00 | Access : R/W | |
| (3D07h) | - | 7:5 | Reserved. | | |
| | RC_CLKDIV[4:0] | 4:0 | RC operating clock divisor rat | io. | |
| 04h | REG3D08 | 7:0 | Default: 0x3C | Access : R/W | |
| (3D08h) | RC_WDOG_COUNT[7:0] | 7.0 | RC watch dog counter (based input). | d on 1kHz for 1MHz clock | |
| 04h | REG3D09 | 7:0 | Default : 0x10 | Access : R/W | |
| (3D09h) | RC_TIMEOUT_COUNT[7:0] | 7:0 | RC timeout counter (based or | 0.5kHz for 1MHz clock input). | |
| 05h | REG3D0A | 7:0 | Default OxFF | Access : R/W | |
| (3D0Ah) | COMP_RCKEY1[7:0] | 7:0 | RC power wakeup key 1. | | |
| 05h | REG3D0B | 7:0 | Default : 0xFF | Access : R/W | |
| (3D0Bh) | COMP_RCKEY2[7:0] | 7:0 | RC power wakeup key 2. | | |
| 06h | REG3D0C | 7:0 | Default : 0x00 | Access : RO | |
| (3D0Ch) | RCKEY_ADDRESS[7-0] | 7:0 | RC decode address. RC5: {2'b0, toggle, address[4 RC6: Address[7:0]. | 4:0]}. | |
| 06h | REG3D0D | 7:0 | Default : 0x00 | Access : RO | |
| (3D0Dh) | RCKEY_COMMAND[7:0] | | RC decode command. RC5: {repeat, 1'b0, command[5:0]}. RC5EXT: {repeat, command[6:0]}. | | |
| 07h | REG3D0E | 7:0 | RC6: Command[7:0]. Default: 0x00 | Access : RO | |
| (3D0Eh) | - A STORE | 7:5 | Reserved. | ACCESS . NO | |
| | RCKEY_MISC[4:0] | 4:0 | RC6 decode miscellaneous da [2:0]: MODE[2:0]. [3]: Toggle. [4]: Repeat. | ata. | |
| 08h | REG3D10 | 7:0 | Default : 0x00 | Access : RO | |
| (3D10h) | | 7 | Reserved. | | |



| IR Regist | IR Register (Bank = 3D) | | | | | |
|---------------------|-------------------------|-----|---|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| | RC_FIFO_WPTR[2:0] | 6:4 | RC FIFO write pointer. | | | |
| | - | 3 | Reserved. | | | |
| | RC_FIFO_FULL | 2 | RC FIFO full. | | | |
| | RC_TIMEOUT_FLAG | 1 | RC timeout flag. | | | |
| | RC_FIFO_EMPTY | 0 | RC FIFO empty. | | | |
| 08h | REG3D11 | 7:0 | Default 10x00 Access : RO | | | |
| (3D11h) | - | 7:3 | Reserved | | | |
| | RC_FIFO_RPTR[2:0] | 2:0 | RC FIFO read pointer. | | | |
| 09h | REG3D12 | 7:0 | Default: 0x00 Access: WO | | | |
| (3D12h) | - | 7.1 | Reserved. | | | |
| | RC_FIFO_RD_PULSE | 0 | RC FIFO read pulse generator. | | | |
| 09h | REG3D13 | 7.0 | Default: 0x00 Access: WO | | | |
| (3D13h) | - | 7:1 | Reserved. | | | |
| | RC_WKUP_CLR | 0 | RC wakeup clear pulse generator. | | | |
| (2222) | REG3D80 | 7:0 | Default 0x00 Access : R/W | | | |
| (3D80h) | IR_INV | 7 | Invert the polarity for input IR signal. | | | |
| | IR_INT_MASK | 6 | IR Interrupt Request Mask for MCU. | | | |
| | IR_RPCODE_EN | 5 | IR Repeat Code Check Enable. | | | |
| | IR_LG01H_CHK_EN | 4 | IR Logic 0/1 High Level Edge Check Enable. | | | |
| ~ // | IR_DCODE PCHK EN | 3 | IR Data Code Parity Check Enable. | | | |
| | IR_CCODE CHK/EN | 2 | IR Customer Code Check Enable. | | | |
| | IR_LDCCRK_EN | _1 | IR Leader Code (header + off code) Check Enable. | | | |
| | IR_EN | Ø | Decode Enable for Full/Raw mode. | | | |
| 40h | REG3D81 | 7.0 | Default : 0xC0 Access : R/W | | | |
| (3D81h) | IR_INT_CRC_MASK | 7 | Interrupt Mask for IR CRC check. | | | |
| | RAW_RPT_INT_MA3K | 6 | Interrupt Mask for Repeat Code in RAW mode. | | | |
| | - | 5:4 | Reserved. | | | |
| | IR_NEC_W KUP_EN | 3 | Enable for IR wakeup function of NEC format. | | | |
| | | | 0: Disable. 1: Enable. | | | |
| | IR_CODE_BIT_LSB_EN | 2 | Enable bit for IR code bit count method. | | | |
| | | _ | 1: IR engine counts code bit by "bit count". | | | |
| | | | 0: IR engine counts code bit by "byte count". | | | |
| | IR_SEPR_EN | 1 | IR Separator Code Check Enable (for Mitsubishi only). | | | |



| IR Regis | ter (Bank = 3D) | | | |
|-------------------------|---------------------|-----|---------------------------|----------------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | IR_TIMEOUT_CHK_EN | 0 | IR Time-Out Check Enabl | e. |
| 41h | REG3D82 | 7:0 | Default : 0x00 | Access : R/W |
| (3D82h) | IR_HDC_UPB[7:0] | 7:0 | The counter Upper Bound | for Header Code. |
| 1 1 h | REG3D83 | 7:0 | Default : 0x00 | Access : R/W |
| 3D83h) | - | 7:6 | Reserved. | · XU |
| | IR_HDC_UPB[13:8] | 5:0 | See description of '3D82h | ı'. |
| l2h | REG3D84 | 7:0 | Default: 0x00 | Access: R/W |
| (3D84h) | IR_HDC_LOB[7:0] | 7:0 | The counter Lower Bound | for Header Code. |
| 12h | REG3D85 | 7:0 | Default: 0x00 | Access : R/W |
| 3D85h) | - | 7.6 | Reserved. | |
| | IR_HDC_LOB[13:8] | 5.0 | See description of '3D84h | |
| 13h | REG3D86 | 7.0 | Default: 0x00 | Access: R/W |
| 3D86h) | IR_OFC_UPB[7:0] | 7:0 | The counter Upper Bound | for Off Code |
| (3D87h) | REG3D87 | 7:0 | Default: 0x00 | Access R/W |
| | | 7.5 | Reserved | |
| | IR_OFC_UPB[12:8] | 4:0 | See description of '3D86h | |
| l4h | REG3D88 | 7.0 | Default: 0x00 | Access : R/W |
| 3D88h) | IR_OFC_LOB[7:0] | 7:0 | The counter Lower Bound | d for Off Code. |
| 14h | REG3 D89 | 7:0 | Default: 0x00 | Access : R/W |
| 3D89h) | | 7:5 | Reserved. | |
| N | IR_OFC_LOB[12:8] | 4:0 | See description of '3D88h | l' |
| 15h | REG3D8A | 7:0 | Default: 0x00 | Access : R/W |
| (31 <mark>8</mark> 8Ah) | IR_OFC_RP_UPB[7:0] | 7:0 | The counter Upper Bound | for Repeat Off Code. |
| 15h | REG3D8B | 7.0 | Default : 0x00 | Access : R/W |
| 3D8Bh) | - | 7:4 | Reserved. | |
| | IR_OFC_RP_UPB[1 :8] | 3:0 | See description of '3D8Ah | ı' |
| l6 h | REG3D8C | 7:0 | Default : 0x00 | Access : R/W |
| 3D8Ch) | IR_OFC_RP_LOB[7:0] | 7:0 | The counter Lower Bound | for Repeat Off Code. |
| l6 h | REG3D8D | 7:0 | Default : 0x00 | Access : R/W |
| 3D8Dh) | - | 7:4 | Reserved. | |
| | IR_OFC_RP_LOB[11:8] | 3:0 | See description of '3D8Ch | ١'. |
| 47h | REG3D8E | 7:0 | Default : 0x00 | Access : R/W |
| (3D8Eh) | IR_LG01H_UPB[7:0] | 7:0 | The counter Upper Bound | d for Logic 0/1 High level width |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|-----------------------------|-----------------------------|
| 47h | REG3D8F | 7:0 | Default : 0x00 | Access : R/W |
| (3D8Fh) | - | 7:2 | Reserved. | |
| | IR_LG01H_UPB[9:8] | 1:0 | See description of '3D8Eh'. | |
| 48h | REG3D90 | 7:0 | Default : 0x00 | Access : R/W |
| (3D90h) | IR_LG01H_LOB[7:0] | 7:0 | The counter Lower Bound for | r Logic 0/1 High level widt |
| 18h | REG3D91 | 7:0 | Default 10x00 | Access : R/W |
| (3D91h) | - | 7:2 | Reserved. | |
| | IR_LG01H_LOB[9:8] | 1:0 | See description of '3D90h'. | |
| 19h | REG3D92 | 7:0 | Default: 0x00 | Access : R/W |
| 3D92h) | IR_LG0_UPB[7:0] | 7.0 | The counter Upper Bound for | Logic 0 width. |
| l9h | REG3D93 | 7.0 | Default : 0x00 | Access : R/W |
| (3D93h) | - | 7.3 | Reserved. | |
| | IR_LG0_UPB[10:8] | 2:0 | See description of '3D92h'. | |
| Ah | REG3D94 | 7:0 | Default : 0x00 | Access R/W |
| (3D94h) | IR_LG0_LOB[7:0] | 7.0 | The counter Lower Bound for | Logic 0 width. |
| 1Ah | REG3D95 | 7:0 | Default : 0x00 | Access : R/W |
| 3D95h) | | 7.3 | Reserved. | |
| | IR_LG0_LOB[10:8] | 2:0 | See description of '3D94h'. | T |
| IBh | REG3 D96 | 7:0 | Default: 0x00 | Access : R/W |
| 3D96h) | IR_LG1_UPB[7:0] | 7:0 | The counter Upper Bound for | Logic 1 width. |
| Bh | REG3D97 | 7:0 | Default: 0x00 | Access : R/W |
| 3D97h) | - | 7:4 | Reserved. | |
| | IR_LG1_UPB[1]:8] | 3:0 | see description of '3D96h'. | 1 |
| Ch | REG3D98 | 7.0 | Default : 0x00 | Access : R/W |
| 3D98h) | IR_LG1_LOB[7:0] | 7:0 | The counter Lower Bound for | Logic 1 width. |
| ICh 🔨 | REG3D99 | 7:0 | Default : 0x00 | Access : R/W |
| 3D99h) | . X | 7:4 | Reserved. | |
| | IR_LG1_LOB[11.8] | 3:0 | See description of '3D98h'. | 1 |
| lDh | REG3D0A | 7:0 | Default : 0x00 | Access : R/W |
| 3D9Ah) | IR_SEPR_UPB[7:0] | 7:0 | The counter Upper Bound for | Separator Code width. |
| lDh | REG3D9B | 7:0 | Default : 0x00 | Access : R/W |
| (3D9Bh) | - | 7:4 | Reserved. | |
| | IR_SEPR_UPB[11:8] | 3:0 | See description of '3D9Ah'. | |



| IR Register (Bank = 3D) | | | | | | |
|-------------------------|-------------------------|-----|--|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 4Eh | REG3D9C | 7:0 | Default: 0x00 | Access : R/W | | |
| (3D9Ch) | IR_SEPR_LOB[7:0] | 7:0 | The counter Lower Bound for | Separator Code width. | | |
| 4Eh | REG3D9D | 7:0 | Default : 0x00 | Access : R/W | | |
| (3D9Dh) | - | 7:4 | Reserved. | • | | |
| | IR_SEPR_LOB[11:8] | 3:0 | See description of '3D9Ch'. | N C | | |
| 4Fh | REG3D9E | 7:0 | Default 10x00 | Access : R/W | | |
| (3D9Eh) | IR_TIMEOUT_CYC[7:0] | 7:0 | The counter value for IR Tim Timeout check will start when 1. IR_TIMEOUT_CHK_EN = 1 2. Counter value > IR_TIMEO | n: L | | |
| 4Fh | REG3D9F | 7:0 | Default: 0x00 | Access : R/W | | |
| (3D9Fh) | IR_TIMEOUT_CYC[15:8] | 7:0 | See description of '3D9Eh'. | | | |
| 50h | REG3DA0 | 7:0 | Default: 0x30 | Access : R/W | | |
| | IR_TIMEOUT_CLR_SW | 7 | IR Timeout Clear by Software. 1: Enable. 0: Disable. | | | |
| | IR_TIMEOUT_CLR_SET[2:0] | 6:4 | JR Timeout Clear Set. 000: Clear timeout at HDC check pass. 001: Clear timeout at OFC check pass & Decode 0 state. 010: Clear timeout at Customer Code check pass. 011: Clear timeout at Key Data Code check pass. 100: S/W clear, need also to set "TIMEOUT_CLR_SW=1". | | | |
| | | 2 | It is recommended to set 011 | I for NEC-like format. | | |
| | ID TIMEOUT NOTO 103 | 3 | Reserved. | | | |
| For | IR_TIMEOUT_YC[18:16] | 2.0 | See description of '3D9Eh'. | Acces - D /M | | |
| 50h (3DA1h) | REG3DA1 | 7:0 | Default : 0x00 | Access : R/W | | |
| , | IR_CODE_BIT_LSB[2:0] | 7:5 | IR Code Bit LSB setting. If IR_CODE_BIT_LSB_EN==: can set these 3 bits to specify For example, if IR code bits = set as follows: 1: Set IR_CODE_BIT_LSB_EN 2: Set IR_CODE_BYTE = 4'b0 3: Set IR_CODE_BIT_LSB = 3 | y the number of code bits. = 36, then the register may be $N = 1 \text{ (3D811h[2])}.$ 0100 (3DA1h[3:0]). | | |
| | IR_CCODE_BYTE | 4 | IR Customer Code Byte settir 0: 1-byte customer code. 1: 2-byte customer code (def | ., ., | | |



| Index | Mnemonic | Bit | Description | | |
|----------------|-----------------------|-------------------|---|---|--|
| (Absolute) | IR_CODE_BYTE[3:0] | 3:0 | IP Code Byte setting (Cu | ustomer Code + Data Code +, fo | |
| | IN_CODE_DITE[5.0] | 3.0 | full mode and raw mode | · | |
| | | | 1: 1 byte. | | |
| | | | 2: 2 bytes. | | |
| | | | | / "U. | |
| | | | f: 15 bytes | et 4'b0100 for NEC format. | |
| 51h | REG3DA2 | 7:0 | Default : 0x00 | Access: R/W, WO | |
| (3DA2h) | RPT_FLAG_CLR_RAW | 7 | | "IR repeat code flag in RAW mode" | |
| | | | 1. Clear interrupt flag. | | |
| | | | 0. Not clear interrupt flag | | |
| | - | 6 | Reserved. | | |
| | IR_SEPR_BIT[5:0] | 5:0 | IR Separator Bits setting (only used for Mitsubishi format in | | |
| | | | full mode). | | |
| | | | | ling after this bit will go into | |
| 51h | REG3DA3 | 7:0 | Default 0x00 | Access: R/W | |
| (3DA3h) | - | 7:6 | Reserved. | Access : N/W | |
| | IR_SHOT_SEL[1.0] | 5:4 | | for internal counter (only used in | |
| | | | S/W mode). | | |
| | 1 6- | Х′ | 01: Only pshot edge det | | |
| | | | 10: Only ishot edge det | | |
| | ID FIFO PULL CIL | 2 | | nshot edge detect for counter. | |
| | IR_FIFO_FULL_EN | 3 | IR FIFO Full Enable (use | ed in Full/Raw mode). ta can be written over when FIFO is | |
| | W , | | full). | ac can be written over when the one | |
| | | | | a will be discarded when FIFO is | |
| | | ` | full). | | |
| X | IR_FJFO_DEPTH[2:0] | 2:0 | • • | d IR code data or IR raw data, not | |
| | X | | for S/W mode counter d | · | |
| 52h (3DA4h) | REG3DA4 | 7:0 | Default : 0x00 | Access : R/W | |
| 52h | IR_CCODE 7:0] REG3DA5 | 7:0 7:0 | IR Customer Code. Default: 0x00 | Access : R/W | |
| (3DA5h) | IR_CCODE[15:8] | 7:0 | See description of '3DA4 | | |
| 53h | REG3DA6 | 7:0 | Default : 0x00 | Access : R/W | |
| (3DA6h) | IR_GLHRM_NUM[7:0] | 7:0 | Glitch Removal Number | for crystal based counter. oved whenever their cycle width is | |



| IR Regist | er (Bank = 3D) | | | |
|---------------------|--------------------|-----|---|---|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | | | below the GLHRM_NUM cycle | 2. |
| 53h | REG3DA7 | 7:0 | Default : 0x00 | Access : R/W |
| (3DA7h) | - | 7:6 | Reserved. | • |
| | IR_DECOMODE[1:0] | 5:4 | IR Decode Mode selection. 00/11: Full decode mode (NE 01: S/W mode (shot mode, of 10: Raw mode (header decode) | output edge count value). |
| | IR_GLHRM_EN | 3 | Glitch Removal Enable. | |
| | IR_GLHRM_NUM[10:8] | 2:0 | See description of '3DA6h'. | |
| 54h | REG3DA8 | 7:0 | Default: 0x00 | Access : R/W |
| (3DA8h) | IR_CKDIV_NUM[7:0] | 9 | Divided Number for input cry The divided clock is for interr 8'h00: Divided by 1. 8'h01: Divided by 2 8'hEF: Divided by 256. Default: 8'h0E for Xtal clock = clock = 25.00 MHz. | nal counter use. |
| 54h | REG3DA9 | 7:0 | Default: 0x00 | Access : RO |
| (3DA9h) | IR_KEY_DATA[7:0] | 7:0 | IR Key Data Output (for Full/ After reading IR, KEY_DATA (IR_FIFO_RD_PULSE = 1 (3D pointer to go to the next one | (3DA9h), you must set B0h[0]) for internal FIFO read |
| 55h | REG3DAA | 7:0 | Default : 0x00 | Access : RO |
| (3DAAh) | IR_SHOT_CNT 7:0] | 7.0 | IR shot count value output in selected from IR_SHOT_SEL | S/W mode, the type of shot is (3DA3h[5:4]). |
| 55h | REG3DAB | 7:0 | Default: 0x00 | Access : RO |
| (3DABh) | IR_SHOT_CNT[15:8] | 7:0 | See description of '3DAAh'. | |
| 56h | REG3DAC | 7:0 | Default : 0x00 | Access : RO |
| (3DACh) | | 7:5 | Reserved. | |
| | IR_SMOT_R | 4 | IR shot type (pshot/nshot) in 0: Nshot occurs. 1: Pshot occurs. | S/W mode. |
| | - | 3 | Reserved. | |
| | IR_SHOT_CNT[18:16] | 2:0 | See description of '3DAAh'. | |
| 56h | REG3DAD | 7:0 | Default : 0x00 | Access : RO |



| IR Regis | ter (Bank = 3D) | | | | |
|---------------------|-----------------------|-----|--|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (3DADh) | IR_RC_WKUP_FLAG | 7 | IR RC wakeup function flag. | | |
| | IR_NEC_WKUP_FLAG | 6 | IR NEC wakeup function flag. | | |
| | IR_INT_CRC_FLAG | 5 | IR CRC function interrupt flag. | | |
| | IR_INT_FLAG | 4 | IR normal function interrupt flag. | | |
| | IR_FIFO_FULL | 3 | IR FIFO Full Flag 1: FIFO is full. 0: FIFO is not full yet. | | |
| | IR_TIMEOUT_FLAG | 2 | IR timeout flag. 1: Timeout occurs. 0: Not timeout yet. | | |
| | IR_FIFO_EMPTY | 1 | IR FIFO empty flag for Full/Raw mode. | | |
| | IR_RPT_FLAG | 0 | IR FIFO data repeat flag for Full mode. | | |
| 57h | REG3DAE | 7:0 | Default: 0x00 Access: R/W | | |
| (3DAEh) | IR_CRC_GOLDEN[7:0] | 7:0 | IR CRC go den value, calculated before power down. (CRC check IR register range: 0x3D40 - 0x3D53). | | |
| 57h | REG3DAF | 7.0 | Default 0x00 Access : R/W | | |
| (3DAFh) | IR_CRC GOLDEN[15:8] | 7:0 | See description of '3D AEh'. | | |
| 58h (3DB0h) | REG3DB0 | 7:4 | Default : 0x00 Access : WO Reserved. | | |
| | IR_NEC_WKUP_FLAG_CLR | 3 | IR wakeup flag clear for NEC format. 1: Clear pulse generation. 0: No operation. | | |
| | IR_FLAG_CLR | 2 | IR interrupt flag clear. Clear pulse generation. No operation. | | |
| K | IR_CRC_FLAG_CLR | 1 | IR CRC interrupt flag clear.1: Clear pulse generation.0: No operation. | | |
| | IR_FIFO_RD_PULSE | 0 | IR FIFO Read Pulse. 1: Read. 0: Not read. Note: Need to set this bit to 1 after S/W read "IR_KEY_DATA" (3DA9h) to allow FIFO read pointer to go to the next one. | | |
| 59h | REG3DB2 | 7:0 | Default : 0xFF Access : R/W | | |
| (3DB2h) | IR_NEC_COMP_KEY1[7:0] | 7:0 | IR compare key 1 for wakeup function of NEC format. | | |



| IR Register (Bank = 3D) | | | | | |
|-------------------------|-----------------------|-----------------|-----------------------------|-------------------------|--|
| Index (Absolute) | Mnemonic | Bit Description | | | |
| 59h | REG3DB3 | 7:0 | Default : 0xFF | Access : R/W | |
| (3DB3h) | IR_NEC_COMP_KEY2[7:0] | 7:0 | IR compare key 2 for wakeup | function of NEC format. | |





DDC Register (Bank = 3E)

| DDC Regi | DDC Register (Bank = 3E) | | | | |
|---------------------|--------------------------|-----|---|-------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| 00h | REG3E00 | 7:0 | Default : 0x00 | Access : RO | |
| (3E00h) | D2B_WBUF_RPORT_A0[7:0] | 7:0 | DDC2Bi master write buffe | r, MCU read point of A0. | |
| 00h | REG3E01 | 7:0 | Default : 0x00 | Access : R/W | |
| (3E01h) | D2B_RBUF_WPORT_A0[7:0] | 7:0 | DDC2Bi master read buffer | , MCU write point of AU. | |
| 02h | REG3E04 | 7:0 | Default: 0x00 | Access : RO | |
| (3E04h) | D2B_WBUF_RPORT_D0[7:0] | 7:0 | DDC2Bi master write buffe | r, MCU read point of D0. | |
| 02h | REG3E05 | 7:0 | Default: 0x00 | Access : R/W | |
| (3E05h) | D2B_RBUF_WPORT_D0[7:0] | 7:0 | DDC2Bi master read buffer | , MCL write point of D0. | |
| 03h | REG3E06 | 7:0 | Default : 0x00 | Access : RO | |
| (3E06h) | D2B_WBUF_RPORT_D1[7:0] | 7:0 | DDC2Bi master write buffe | r, MCU read point of D1. | |
| 03h | REG3E07 | 7:0 | Default : 0x00 | Access : I/W | |
| (3E07h) | D2B_RBUF_WPORT_D1[7:0] | 7:0 | DDC2Bi master read buffer | , MCU write point of D1. | |
| 04h | REG3E08 | 7:0 | Default: 0x00 | Access : WO | |
| (3E08h) | D2B_RBUE_WPORT_PULSE_A0 | | MCU write pulse generate t | for D2B RBUF_A0. | |
| - | - | • | Reserved. | | |
| | D2B_RBUE_WPORT_PULSE_D0 | 5 | MCU write pulse generate | or D2B RBUF_D0. | |
| | D2B_RBUF_WPORT_PULSE_D1 | 4 | MCU write pulse generate i | for D2B RBUF_D1. | |
| | · | 3:0 | Reserved. | T | |
| 04h | REG3E09 | 7:0 | Default . 0x00 | Access : R/W | |
| (3E09h) | | 7:2 | Reserved. | | |
| | EN_NO_ACK | 0 | DDC2Bi will not send Ack if by CPU. | data buffer has not been read | |
| | ~ ~ | | 0: Disable. 1: Enable. | | |
| | | 0 | Reserved. | | |
| 05h | REG3E0A | 7:0 | Default: 0x00 | Access : R/W | |
| (3E0Ah) | D2B_ID_A0[7:0] | 7:0 | [7] DDC2Bi Enable for A0. [6:0] DDCBi ID[7:1] for A0 | | |
| 06h | REG3EUC | 7:0 | Default : 0x00 | Access : R/W | |
| (3E0Ch) | D2B_ID_D0[7:0] | 7:0 | [7] DDC2Bi Enable for D0. [6:0] DDCBi ID[7:1] for D0 | · · | |
| 06h | REG3E0D | 7:0 | Default : 0x00 | Access : R/W | |



| ster (Bank = 3E) | | | |
|-------------------------------|---|---|--|
| Mnemonic | Bit | Description | |
| D2B_ID_D1[7:0] | 7:0 | [15] DDC2Bi Enable for D1. [14:8] DDCBi ID[7:1] for D1. | |
| REG3E0E | 7:0 | Default : 0x00 | Access : RO |
| C_LAT_SRAM_DATA_A0[7:0] | 7:0 | DDC Data Read Port for ADC CPU reads ADC SRAM data. | SRAM. |
| REG3E0F | 7:0 | Default : 0x00 | Access : RO |
| C_LAT_SRAM_DATA_D0[7:0] | 7:0 | DDC Data Read Port for DVI CPU reads DVI SRAM data. | SRAM. |
| REG3E10 | 7:0 | Default: 0x00 | Access : RO |
| - | 7 | Reserved. | ^ |
| :0] | | [6] DDC2Bi Start Interrupt flat [5] DDC2Bi Start Interrupt flat [4] DDC2Bi Data Read interru Write data into rbuf to clear. [3] DDC2Bi Data Write interru Read data from wbuf to cleat [2] The 8th bit of the ID, inter [2] The 8th bit of the ID, inter [3] Wate. 1: Read (RO, updated autom [1] WADR interrupt flag. 1: The data in wbuf is the 2n [0] DDC2Bi ID interrupt flag. | g. upt flag. upt flag. errupt flag. atically). ud byte (WADR). |
| REG3E1 | 7:0 | Default: 0x00 | Access : RO |
| · V | | Reserved. | |
| D2B_INT_FÎNAL_STATUS_D0[6:0]\ | 6:0 | [5] DDC2Bi Stop interrupt flag [4] DDC2Bi Data Read interru Write data into rbuf to clear. [3] DDC2Bi Data Write interru Read data from wbuf to clear [2] The 8th bit of the ID, into 0: Write. 1: Read (RO, updated autom [1] WADR interrupt flag. 1: The data in wbuf is the 2n | g. upt flag. upt flag. r. errupt flag. atically). |
| | | υ: The data in wbuf is not the | e 2nd byte (not WADR). |
| | Mnemonic D2B_ID_D1[7:0] REG3E0E C_LAT_SRAM_DATA_A0[7:0] REG3E0F C_LAT_SRAM_DATA_D0[7:0] REG3E10 - D2B_INT_FINAL_STATUS_A0[6:0] REG3E12 D2B_INT_FINAL_STATUS_D0[6 | Mnemonic Bit D2B_ID_D1[7:0] 7:0 REG3E0E 7:0 C_LAT_SRAM_DATA_A0[7:0] 7:0 REG3E0F 7:0 C_LAT_SRAM_DATA_D0[7:0] 7:0 REG3E10 7:0 D2B_INT_FINAL_STATUS_A0[6 :0:0 6:0 :0] 7:0 REG3E12 7:0 D2B_INT_FIMAL_STATUS_D0[6 :0:0 6:0 | Mnemonic Bit Description |



| Index (Absolute) | Mnemonic | Bit | Description | |
|------------------|------------------------------|-----|---|---|
| 09h | REG3E13 | 7:0 | Default : 0x00 | Access : RO |
| (3E13h) | - | 7 | Reserved. | |
| | D2B_INT_FINAL_STATUS_D1[6:0] | 6:0 | [14] DDC2Bi Start intern [13] DDC2Bi Stop intern [12] DDC2Bi Data Read Write data into fbu to o [11] DDC2Bi Data Write Read data from wbuf to [10] The 8th bit of the 1 0: Write. 1 Read (RO, updated a [9] WADR interrupt flag | upt flag. hinterrupt flag. cléar. interrupt flag. clear. ID, interrupt flag. |
|) OAh | REG3E14 | 7:0 | 1: The data in wouf is t | he 2nd byte (WADR) not the 2nd byte (not WADR) |
| (3E14h) | - | 7 | Reserved. | |
| | D2B_INT_MASK_A0[6:0] | 6:0 | [6] DDC2Bi Start interru [5] DDC2Bi Stop interru [4] DDC2Bi Data Read i Write data into rbuf to o [3] BDC2Bi Data Write i Read data from wbuf to [2] The 8th bit of the ID 0: Write. 1: Read (RO, updated a [4] WADR interrupt mass 1: The data in wbuf is to 0: The data in wbuf is not the ID 1: The data in wbuf is to | pt mask. merrupt mask. clear. interrupt mask. o clear. o, interrupt mask. outomatically). sk. |
| <u> </u> | | | [0] DDC2Bi ID interrupt | Ĭ |
|)Bh (3E16h) | REG3E16 | 7:0 | Default : 0x06 | Access : R/W |
| (SETOII) | D2B_INT_MASK_D0[6:0] | 6:0 | Reserved. [6] DDC2Bi Start interru [5] DDC2Bi Stop interru [4] DDC2Bi Data Read i Write data into rbuf to o [3] DDC2Bi Data Write i Read data from wbuf to | pt flag. nterrupt flag. clear. interrupt flag. |



| ister (Bank = 3E) | | | |
|-----------------------|---|--|----------------------------------|
| Mnemonic | Bit | Description | |
| | | [2] The 8th bit of the ID | , interrupt mask. |
| | | 0: Write. | |
| | | 1: Read (RO, updated au | • • |
| | | | |
| | | | |
| | | | |
| REG3E17 | 7:0 | Default : 0x06 | Access: R/W |
| - | 7 | Reserved. | |
| D2B_INT_MASK_D1[6:0] | 6:0 | [14] DDC2Bi Start interru | upt flag. |
| | | [13] DDC2Bi Stop intern | ipt flag. |
| | | [12] DDC2Bi Data Read i | |
| C | | | |
| | | | |
| | | | |
| | | 1- | o, interrupt mask. |
| | | | itomatically). |
| | | [9] WADR interrupt mas | 1.1 |
| | | 1. The data in whuf is th | e 2nd byte (WADR). |
| | , 7 | | ot the 2nd byte (not WADR). |
| REG3E18 | 7:0 | Default: 0x00 | Access : R/W |
| - // | 7_ | Reserved. | |
| D2B_INT_FORCE A0[6:0] | 6:0 | | TATUS_A0 to 1 by setting each of |
| REG3E1A | 7.0 | | Access : R/W |
| - | 7 | Reserved. | 7100000 1 11,7 11 |
| D2B INT FORCE D0[6:0] | 6:0 | Force D2B_INT_FINAL_S | STATUS_D0 to 1 by setting each |
| | | of the related bits to 1. | g add. |
| REG3E1B | 7:0 | Default : 0x00 | Access : R/W |
| - | 7 | Reserved. | |
| D2B_INT_FORCE_D1[6:0] | 6:0 | Force D2B_INT_FINAL_S of the related bits to 1. | STATUS_D1 to 1 by setting each |
| REG3E1C | 7:0 | Default : 0x00 | Access : R/W |
| - | 7 | Reserved. | |
| | 6:0 | Clear D2B_INT_FINAL_S | |
| | REG3E17 - D2B_INT_MASK_D1[6:0] REG3E18 - D2B_INT_FORCE_D0[6:0] REG3E1A - D2B_INT_FORCE_D0[6:0] REG3E1B - D2B_INT_FORCE_D1[6:0] | REG3E17 7:0 - 7 D2B_INT_MASK_D1[6:0] 6:0 REG3E18 7:0 - 7 D2B_INT_FORCE_A0[5:0] 6:0 REG3E1A 7:0 - 7 D2B_INT_FORCE_D0[6:0] 6:0 REG3E1B 7:0 - 7 D2B_INT_FORCE_D1[6:0] 6:0 REG3E1C 7:0 | Minemonic Bit Description |



| DDC Reg | ODC Register (Bank = 3E) | | | | |
|---------------------|--------------------------|-----|--|---------------------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| | | | the related bits to 1. | | |
| 0Fh | REG3E1E | 7:0 | Default : 0x00 | Access : R/W | |
| (3E1Eh) | - | 7 | Reserved. | • | |
| | D2B_INT_CLR_D0[6:0] | 6:0 | Clear D2B_INT_FINAL_STA | ATUS_D0 to 0 by setting each o | |
| 0Fh | REG3E1F | 7:0 | Default : 0x00 | Access : R/W | |
| (3E1Fh) | - | 7 | Reserved. | | |
| | D2B_INT_CLR_D1[6:0] | 6:0 | Clear D2B_INT_FINAL_STA | ATUS_D1 to 0 by setting each of | |
| 21h | REG3E42 | 7:0 | Default : 0x00 | Access : WO | |
| (3E42h) | D0_CLR_DIRTY | 7 | Clear dirty bit for DVI_0 (o 0: Not clear. 1: Clear. | lear pulse generate) | |
| | A0_CLR_DIRTY | 6 | Clear dirty bit for ADC_0 (0: Not clear, 1: Clear, | clear pulse generate). | |
| | D1_CLR_DIRTY | 5 | Clear dirty bit for DVI_1 to 0: Not clear. 1: Clear. | slear pulse generate). | |
| | - | 4:0 | Reserved. | | |
| 21h | REG3E43 | 7:0 | Default: 0x00 | Access : R/W, WO | |
| (3E43h) | EN_WDATA_CLK_D0 | 7 | DVI SRAM write data pulse operation. Not gen pulse. Gen pulse. | e gen when CPU is in write | |
|) (.) | CPURRQ_ST_0_D0 | 6 | DVI SRAM read pulse gen 0: Not gen pulse. 1: Gen pulse. | when CPU is in read operation. | |
| | EN_WDATA_GLK_A0 | 5 | | se gen when CPU is in write | |
| | CPURRQ_ST_0_A0 | 4 | | when CPU is in read operation. | |
| | - | 3:2 | Reserved. | | |



| DDC Reg | ODC Register (Bank = 3E) | | | |
|---------------------|--------------------------|-----|---|--|
| Index (Absolute) | Mnemonic | Bit | Description | |
| | D0_EN_READ | 1 | DDC SRAM Read/Write Enable for DVI SRAM. 0: Write. 1: Read. | |
| | - | 0 | Reserved. | |
| 22h | REG3E44 | 7:0 | Default: 0x00 Access: RO, R/W, WO | |
| (3E44h) | CHK_SUM_OK | 7 | DDC Check Sum (256 bytes) (RO). 0: Not OK 1: OK | |
| | CHK1ST_SUM_OK | 6 | DDC Check Sum 1 (128 bytes) (RO). 0: Not OK. 1: Ok. | |
| | MASTER_FINISH | 5 | DDC Master Function Finish (RO). 0: Not finish. 1: Finish. | |
| | MASTER_OK | 4 | Master OK (write 128 bytes with acknowledgement received) (RO). 0: Not Ok. 1: OK. | |
| | F128_DVI | 3 | Send first 128 bytes to DVI (second 128 bytes to ADC). 0: DVI. 1: ADC. | |
| | SEL 256 | 2 | Master moves from EEPROM. 0: 128 bytes. 1: 256 bytes. | |
| | MASTER_ENABLE | 2 | Master Disable/Enable. Disable. 1: Enable. | |
| K | MASTER_START | 0 | Soft Master Stop/Start Trigger. 0: Stop. 1: Start. | |
| 22h | REG3E45 | 7:0 | Default : 0x00 Access : RO, R/W | |
| (3E45h) | D0_DDC_EN | 7 | DDC Function Enable for DVI_0. 0: Disable. 1: Enable. | |
| | FILTER_ON | 6 | DDC Filter. 0: Enable. 1: Disable. | |



| Index (Absolute) | Mnemonic | Bit | Description | |
|---------------------|-------------------|-----|---|--|
| | D0_DDCW_PROTECT | 5 | DDC I2C bus Write Protect for DVI_0 port. 0: Not protect. 1: Protect. | |
| | BYPASS_DDC | 4 | Bypass DDC. 0: Disable. 1: Enable | |
| | BYPASS_SEL_DVI | 3 | Bypass Select DVI 0: ADC 1: DVI. | |
| | D0_DDC_BUSY | 2 | DDC Busy for DVI_0 (RO). O. Not busy. 1. Busy. | |
| | D0_LAST_RW | | DDC last Read/Write status for DVI_0 (RO). 0: Write. 1: Read. | |
| | D0_DIRTY_BIT | 0 | DDC SRAM Dirty status for DVI_0 (RO). 0: Not dirty. 1: Dirty. | |
| 23h | REG3E46 | 7:0 | Default: 0x00 Access: RO, R/W | |
| 3E46h) | FILTER_MSB | | DDC Filter MSE | |
| | D0_LAST_ADR[6:07 | 6:0 | DDC Last R/W address for DVI_0. | |
| 3h | REG3E47 | 7:0 | Default: 0x00 Access : R/W | |
| 3E47h) | D0_CPU_ADR[7:0] | 7:0 | DDC Address Port for CPU read/write for DVI_0. | |
| 4h | REG3E48 | 7:0 | Default: 0x00 Access: R/W | |
| 3 5 48h) | D0_CPU_WDATA[7:0] | 7:0 | DDC Data Port for CPU write for DVI_0. | |
| 4h | REG3E49 | 7.0 | Default: 0x00 Access: RO, R/W | |
| 3E49h) | AQ_DDC_EN | 7 | DDC Function Enable for ADC_0. 0: Disable. 1: Enable. | |
| | XO | 6 | Reserved. | |
| | A0_DDCW_PROTECT | 5 | DDC I2C bus Write Protect for ADC_0 port. 0: Not protect. 1: Protect. | |
| | SLEW_SEL[1:0] | 4:3 | Slew Rate Control. 00: Bypass. 01: Drive 1 cycle. | |



| Index (Absolute) | ister (Bank = 3E) Mnemonic | Bit | Description |
|------------------|-----------------------------|-----|--|
| (ADSOIDEC) | | | 10: Drive 2 cycles. |
| | | | 11: Drive 3 cycles. |
| | A0_DDC_BUSY | 2 | DDC Busy for ADC_0 (RO). |
| | | | 0: Not busy. |
| | | | 1: Busy. |
| | A0_LAST_RW | 1 | DDC last Read/Write status for ADC_0 (RO). |
| | | | 0: Write |
| | AO DIDTY DIT | 0 | 1: Read. |
| | A0_DIRTY_BIT | 0 | DDC SRAM Dirty status for ADC_0 (RO). O: Not dirty. |
| | | | 1. Dirty. |
| 25h | REG3E4A | 7:0 | Default : 0x80 Access : RO, R/W |
| (3E4Ah) | - | | Reserved. |
| | A0_LAST_ADR[6:0] | 6:0 | DDC Last R/W address for ADC_0 (RO). |
| 25h | REG3E4B | 7:0 | Default 0x00 Access : R/W |
| (3E4Bh) | A0_EN_READ | 7 | DDC SRAM Read/Write Enable for ADC SRAM. |
| | | | 0: Write. |
| | | | 1: Read. |
| | A0_CPU_ADR[6:0] | 6:0 | DDC address port for CPU read/write for ADC_0. |
| 26h | REG3E4C | 7:0 | Default: 0x00 Access: R/W |
| (3E4Ch) | A0_CPU_WDATA[7:0] | 7:0 | DDC Data Port for CPU write for ADC_0. |
| 26h | REG3E4D | 7:0 | Default: 0x00 Access: RO, R/W |
| 3E4Dh) | D1_DDC_EN | 7 | DDC Function Enable for DVI_1. |
| | | | Disable. |
| | | | È Enable. |
| | - | 6 | Reserved. |
| | D1_DDCW_PROTECT | 5 | DDC I2C bus Write Protect for DVI_1 port. |
| | | | 0: Not protect. 1: Protect. |
| | X | 4:3 | Reserved. |
| | D1_DDC_8 USY | 2 | DDC Busy status for DVI_1 (RO). |
| | 51_550_551 | | 0: Not busy. |
| | | | 1: Busy. |
| | D1_LAST_RW | 1 | DDC last Read/Write status for DVI_1 (RO). |
| | | | 0: Write. |
| | | | 1: Read. |



| Index (Absolute) | |
|---|---------------------------------------|
| 0: Not dirty. 1: Dirty. 27h (3E4Eh) - 7 Reserved. D1_LAST_ADR[6:0] 6:0 DDC Last R/W address for DVI_1 (RO): 30h REG3E60 7:0 Default: 0x80 Access : R/W | |
| (3E4Eh) - 7 Reserved. D1_LAST_ADR[6:0] 6:0 DDC Last R/W address for DVI_1 (RO): 30h REG3E60 7:0 Default: 0x80 Access: R/W | |
| D1_LAST_ADR[6:0] 6:0 DDC Last R/W address for DVI_1 (RO): 30h REG3E60 7:0 Default: 0x80 Access : R/W | |
| 30h REG3E60 7:0 Default: 0x80 Access : R/W | |
| (222) | O' |
| (3E60h) HDMI 256 FN 7 HDM SRAM 256 enable (allow DVI SRAM) 56 | |
| SRAM128x8). | 5x8 instead of |
| BYPASS_SEL_0 6 DDC bypass source port selection. If BYP_SEL_DVI=1, 0: Choose D1. 1: Choose D0. | 7 |
| - 5:0 Reserved. | |
| 3Ah (3E74h) - 7:0 Default 0x22 Access : RO, RA | /W |
| HDCP_EN 5 HDCP Enable for DDC. 9 Not enable. 1: Enable | |
| - 4.3 Reserved. HDCP_MA_FINISH 2 HDCP master finish (RO). | |
| ENWRITE_HDCP 1 Enable CPU write (for HDCP SRAM/74reg). 0: Not enable. 1 Enable. | |
| HDCP_SRAM_ACCESS 0 HDCP SRAM access enable (1 for CPU; 0 for 7 0: Access HDCP 74reg. 1: Access HDCP SRAM. | 74reg access). |
| 3Bh | |
| (3E76h) CPU_ADR_REGIZ:0 7:0 CPU R/W address (for HDCP_KEY_SRAM/74r | reg). |
| 3Bh REG3E77 7:0 Default : 0x00 Access : R/W | |
| (3E77h) - 7:2 Reserved. | |
| CPU_ADR_REG[9:8] 1:0 See description of '3E76h'. | |
| 3Ch REG3E78 7:0 Default : 0x00 Access : R/W | |
| (3E78h) CPU_WDATA_REG[7:0] 7:0 CPU write data port (for HDCP_KEY_SRAM/7 | '4reg). |
| 3Ch REG3E79 7:0 Default : 0x00 Access : RO | · · · · · · · · · · · · · · · · · · · |



| DDC Regi | DDC Register (Bank = 3E) | | | | |
|---------------------|--------------------------|-----|--|----------------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (3E79h) | HDCP_DATA_PORT_RD[7:0] | 7:0 | HDCP read data port (for H | DCP_KEY_SRAM/74reg). | |
| 3Dh | REG3E7A | 7:0 | Default : 0x00 | Access : WO | |
| (3E7Ah) | - | 7:3 | Reserved. | _ | |
| | LOAD_ADR_P | 2 | HDCP address load pulse g 0: Not gen pulse 1: Gen pulse. | enerate. | |
| | HDCP_DATA_WR_P | 1 | HDCP data write port pulse 0: Not gen pulse. 1: Gen pulse. | generate. | |
| | HDCP_DATA_RD_P | 0 | HDCP data read port pulse o: Not gen pulse. 1: Gen pulse. | generate. | |
| 3Eh | REG3E7C | 7.0 | Default: 0x80 | Access : R/W | |
| (3E7Ch) | RSTZ_SW_DDC | 7 | Software resetz for DDC (a | ctive low). | |
| | | 6:0 | Reserved. | | |



REGISTER TABLE REVISION HISTORY

| Date | Bank | Register |
|----------|------|------------------------|
| 12/05/08 | | Created first version. |





This page is intended to be left blank.

