

| Q1 | Q2 | Q3 | Q4 | T |
|----|----|----|----|---|
|    |    |    |    |   |

## EE 306 Microprocessors Spring 2023 – 2024 Final Exam

|                           |  |  |  |  |
|---------------------------|--|--|--|--|
| Full Name and Student ID: |  |  |  |  |
| Signature:                |  |  |  |  |
| Number of solution pages: |  |  |  |  |

**Submit this booklet and extra solution sheet(s). All must have your full name and signature.  
Note that there are 4 questions.**

**Good Luck!**

Q1. (15 pnt) Fill in the blanks, NO abbreviations.

- A. CPU instruction performs a subtraction and updates the condition codes (flags); general purpose registers are not affected.
  
- B. A feature of the ARM instruction set is that nearly all instructions are executable. Execution of these instructions depends on the current value of the flags in CPSR. This style of programming relies on the fact that status flags can be set optionally on some instructions.
  
- C. A stack is a list of memory data elements, usually words, with the accessing restriction that elements can be added or removed at one end of the list only.
  
- D. The processor enters in Supervisor Mode on reset or power-up.
  
- E. The processor enters in IRQ Mode or PIC Mode on a valid interrupt request, based on the type of the interrupt.
  
- F. The GIC includes several memory-mapped registers that provide an application programmer's interface (API). The GIC architecture is divided into two main parts: Part 1) receives IRQ interrupt signals from I/O peripherals. Part 2) is responsible for sending IRQ requests received by the first part, to the processor. Who are they?  
  
 1) Distributor,                            2) CPU Interface
  
- G. The processor must inform the device that its request has been recognized so that it may remove its interrupt-request signal. So, a/an acknowledge signal is sent to the device through GIC.
  
- H. Addresses generated by the processor core are virtual addresses. These addresses are translated into physical addresses by a combination of hardware and software actions. When an instruction or data is requested, the address translation is done by memory management unit.
  
- I. Flynn's taxonomy is a classification of computer architectures. Give the four classifications defined by Flynn.

single instruction single data      multiple instruction single data  
    //    //    multiple i,          //    "    multiple //

## Q2. (40 pnt) System Design

A prototype for a light decoration is built on DE1-SoC board. The system can control 8 red LEDs on the board and uses 2 switches (SW1 and SW0) to select the blinking mode. Mode selection is given in Figure 1. Blinking mode sets the pattern (P) and speed. SW0 is used to select the pace: "1" and "0" mean fast and slow, respectively. Use the timer to manage the delay.

SW1 selects the blinking pattern. The patterns are given in Figure 1. Necessary devices are given below.




Figure 1: Blinking patterns.

| Address    | 31 | ... | 16   15 | ... | 8   7     | 3   2  | 1   0 |               |
|------------|----|-----|---------|-----|-----------|--------|-------|---------------|
| 0xFFFFE600 |    |     |         |     |           |        |       | Load value    |
| 0xFFFFE604 |    |     |         |     |           |        |       | Current value |
| 0xFFFFE608 |    |     | Unused  |     | Prescaler | Unused | I A E |               |
| 0xFFFFE60C |    |     |         |     |           |        |       | Unused F      |




Figure 2: Timer

LDR R0, =0xFFFFE600 } define base addresses  
LDR R1, =0xFF200000  
LDR R2, =0xFF200040  
MOV R3, #0b101010 } patterns ②  
MOV R4, #0b1111  
MOV R5, [R2]  
ANDS R5, #1  
MOVNE R6, R3 } set pattern ④  
MOVNE R6, R4 }  
LDR R5, [R2]  
ANDS R5, #0b10  
MOVNE R7, #100 } Set speed value ④  
MOVNE R7, #50 }  
STR R7, [R0, #0] } Set timer ④  
MOV R7, #0b0111  
STR R7, [R0, #8] }  
STR R6, [R1] → Leds ②  
STR R6, [R1]  
wait0 : LDR R7, [R0, #12] } wait ⑤  
BND S R7, #1 } Run while.  
BEQ wait0  
STR R7, [R0, #12]

Figure 3: LEDs and SWs

MVN R6, R6 } Flip ⑥  
STR R6, [R1] }  
wait1: LDR R7, [R0, #12] } wait ⑤  
BND S R7, #1 }  
B3Q wait }  
STR R7, [R0, #12] }  
B Begin } loop ④

*Continue Answer 2 here. Q3 is on the next page.*

### Q3. (30 pnt) Floating point

Consider the following 32-bit floating point format. The fifteen bits following the sign bit show exponent excess-4095. The rest of the bits (16 bits) are mantissa fraction.

Q: sign, exp, exp-4095, conv.

- Represent A in this format.  $A = -12.375$
- Write an assembly program to compare 2 floating point numbers A and B, which are stored in the memory at LOCA and LOCB, respectively. Use ARM v7 instruction set. Store the greater and smaller numbers into the memory location GREAT and SMALL, respectively. If the numbers are equal, contents of both memory locations will be the same.

$$12.375 = 1.100011 \times 2^3 \quad B = 3 \\ B_1 = 3 + 4095 = 2 + 4096$$

A)  $10010000000000000000000000000000 = 1.100011 \times 2^3$

B) `LD2 R0, [LOCA] } 2  
LD2 R1, [LOCB]`

`MOV R2, R0, LSL #1 } mag. A`

`MOV R2, R2, LSR #1 } mag. B`

`MOV R3, R1, LSL #1 } sign A and B`

`MOV R3, R0, LSR #31`

`ANOS R6, R4, R5`

`CMP R4, #0`

`CMPGE R5, #0 } (A+)`

`BZG BothPos } (A+, B+)`

`BNE AGreater } (A+, B-)`

`CMP R5, #0 } (A-)`

`BZG BGreater } (A-, B+)`

`BNE BothNeg } (A-, B-)`

} get sign and mag: 6

} decide on signs: 6

Both Pos: `CMP R3, R2`  
`BGB B Greater`

A Greater: `STR R0, [GREAT]`  
`STR R1, [SMALL]`

B end

Both Neg: `CMP R3, R2`  
`BGE A Greater`

B Greater: `STR R0, [SMALL]`  
`STR R1, [GREAT]`

B end

} write correct pos. 8  
(correct branches)

Q4. (15 pnt) Memory

Draw a  $2M \times 32$  memory module using  $256K \times 8$  static memory chips. Do not forget the address decoder. Clearly show the important address bits.

