

# Example of Assembly Language Code

- Enable Interrupt ID **73** → parallel port connected to pushbutton KEYS in the DE1-SoC Computer

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFED000	Unused																E	ICDDCR
0xFFED100	Set-enable bits																	ICDISER <sub>n</sub>
...	Set-enable bits																	...
0xFFED180	Clear-enable bits																	ICDICER <sub>n</sub>
...	Clear-enable bits																	...
0xFFED400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPR <sub>n</sub>
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFED800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTR <sub>n</sub>
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFEDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFR <sub>n</sub>
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

# Interrupt ID 73 a. ICDISERn

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFFD000	Unused																E	ICDDCR
0xFFFFD100	Set-enable bits																	ICDISERn
...	Set-enable bits																	...
0xFFFFD180	Clear-enable bits																	ICDICERn
...	Clear-enable bits																	...
0xFFFFD400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPRn
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFFD800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTRn
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFFDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFRn
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- The Interrupt Set Enable Registers (ICDISERn) are used to **enable the forwarding of each supported interrupt** from the Distributor to the CPU Interface.
- The **n** postfix in the name ICDISERn means that multiple registers exist.
- The set-enable bits for the first 32 Interrupt IDs are provided in the register at address 0xFFFFD100, the next 32 are provided in the register at the following word address, which is 0xFFFFD104, and so on.
- Given a specific Interrupt ID,  $N$ , the address of the register that contains its set-enable bit is given by the integer calculation

$$\text{address} = 0xFFFFD100 + (N / 32) * 4,$$

and the index of the bit inside this register is given by

$$\text{index} = N \bmod 32.$$

Writing the value 1 into a set-enable bit enables the forwarding of the corresponding IRQ to the CPU Interface.

- Example:  $N = 73 \rightarrow$

$$\text{address} = 0xFFFFD100 + (3 * 4) = \mathbf{0xFFFFD10C}$$

$$\text{Index} = 73 \bmod 32 = \mathbf{9}$$

# Interrupt ID 73 b. ICDICERn

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFD000	Unused																E	ICDDCR
0xFFFD100	Set-enable bits																	ICDISERn
...	Set-enable bits																	...
0xFFFD180	Clear-enable bits																	ICDICERn
...	Clear-enable bits																	...
0xFFFD400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPRn
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFD800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTRn
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFD000	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFRn
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- In the same way that each supported interrupt can be enabled by using ICDISERn, each interrupt can be disabled by using the Interrupt Clear Enable Registers (ICDICERn). The method for calculating the address and index for ICDICERn is the same as that for ICDISERn, except that the base address is 0xFFFD180.

# Interrupt ID 73 c. ICDIPR<sub>n</sub>

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFFED000	Unused																E	ICDDCR
0xFFFFED100	Set-enable bits																	ICDISER <sub>n</sub>
...	Set-enable bits																	...
0xFFFFED180	Clear-enable bits																	ICDICER <sub>n</sub>
...	Clear-enable bits																	...
0xFFFFED400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPR <sub>n</sub>
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFFED800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPT <sub>Rn</sub>
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFFEDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFR <sub>n</sub>
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- The Interrupt Priority Registers (ICDIPR<sub>n</sub>) are used to associate a priority level with each individual interrupt. On reset, these registers are set to 0x00000000, which represents the highest priority. Each Interrupt ID's priority field is one byte in size, which means that the register at the base address holds the priority levels for Interrupt IDs from 0 to 3. The priority levels for the next four Interrupt IDs use the register at address 0xFFFFED404, and so on.
- Setting the priority field for an Interrupt ID to a larger number results in lower priority for the corresponding interrupt.

$$\text{address} = 0xFFFFED400 + (N / 4) * 4$$

$$\text{offset} = N \bmod 4.$$

- Example:  $N = 73 \rightarrow$

$$\text{address} = 0xFFFFED400 + (18 * 4) = \mathbf{0xFFFFED448}$$

$$\text{Offset} = 73 \bmod 4 = \mathbf{1}$$

# Interrupt ID 73 d. ICDIPTR<sub>n</sub>

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFFED000	Unused																E	ICDDCR
0xFFFFED100	Set-enable bits																	ICDISER <sub>n</sub>
...	Set-enable bits																	...
0xFFFFED180	Clear-enable bits																	ICDICER <sub>n</sub>
...	Clear-enable bits																	...
0xFFFFED400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPR <sub>n</sub>
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFFED800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTR <sub>n</sub>
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFFEDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFR <sub>n</sub>
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- The Interrupt Processor Targets Registers (ICDIPTR<sub>n</sub>) are used to specify the CPU interfaces to which each interrupt. the CPUs field for each Interrupt ID is one byte in size. This size is used because some versions of the ARM A9 MPCORE have up to eight A9 cores. A target CPU is selected by setting its corresponding bit field to 1. Thus, setting the byte at address 0xFFFFED800 to the value 0x01 would target Interrupt ID 0 to CPU 0, setting this same byte to 0x02 would target CPU 1, and setting the byte to the value 0x03 would target both CPU 0 and CPU 1. The scheme for calculating the address of the ICDIPTR<sub>n</sub> register for a specific Interrupt ID, and also its byte index, is the same as the one shown above for ICDIPR<sub>n</sub>.

$$\text{address} = 0xFFFFED800 + (N / 4) * 4$$

$$\text{offset} = N \bmod 4.$$

- Example:  $N = 73 \rightarrow$

$$\text{address} = 0xFFFFED800 + (18 * 4) = \mathbf{0xFFFFED848}$$

$$\text{Offset} = 73 \bmod 4 = \mathbf{1}$$

# Interrupt ID 73 e. ICDICFR<sub>n</sub>

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFFED000	Unused																E	ICDDCR
0xFFFFED100	Set-enable bits																	ICDISER <sub>n</sub>
...	Set-enable bits																	...
0xFFFFED180	Clear-enable bits																	ICDICER <sub>n</sub>
...	Clear-enable bits																	...
0xFFFFED400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPR <sub>n</sub>
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFFED800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTR <sub>n</sub>
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFFEDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFR <sub>n</sub>
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- The Interrupt Configuration Registers (ICDICFR<sub>n</sub>) are used to specify whether each supported interrupt should be handled as level- or edge-sensitive by the GIC. There is a **two-bit** field associated with each Interrupt ID. The least-significant bit in this field is not used. Setting the most-significant bit of this field to 1 makes the corresponding interrupt signal edge-sensitive, and setting this field to 0 makes it level-sensitive.
- The first 16 Interrupt IDs use the ICDICFR<sub>n</sub> register at address 0xFFFFEDC00, the next 16 at address 0xFFFFEDC04, and so on. Given a specific Interrupt ID,  $N$ , the address of the ICDICFR<sub>n</sub>

$$\text{address} = 0xFFFFEDC00 + (N / 16) * 4$$

and the index of the bit inside this register is given by

$$\text{index} = 2 * (N \bmod 16) + 1.$$

- Example:  $N = 73 \rightarrow$

$$\text{address} = 0xFFFFEDC00 + (4 * 4) = \mathbf{0xFFFFEDC10}$$

$$\text{Index} = 73 \bmod 16 + 1 = \mathbf{19}$$



# Interrupt ID 73 summary

Base Address	31	...	24	23	...	16	15	...	8	7	6	5	4	3	2	1	0	Register name
0xFFFFED000	Unused																E	ICDDCR
0xFFFFED100	Set-enable bits																	ICDISER <sub>n</sub>
...	Set-enable bits																	...
0xFFFFED180	Clear-enable bits																	ICDICER <sub>n</sub>
...	Clear-enable bits																	...
0xFFFFED400	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					ICDIPR <sub>n</sub>
...	Priority, offset 3				Priority, offset 2				Priority, offset 1				Priority, offset 0					...
0xFFFFED800	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					ICDIPTR <sub>n</sub>
...	CPUs, offset 3				CPUs, offset 2				CPUs, offset 1				CPUs, offset 0					...
0xFFFFEDC00	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		ICDICFR <sub>n</sub>
...	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0		...

Dist. Reg.

- N = 73 → Note that following operation clears all other interrupts.

ICDISER: address = **0xFFFFED10C**, Index = 9

LDR R0,=0xFFFFED10C

MOV R1,#1

LSL R1, #9

STR R1,[R0]

ICDIPTR: address = **0xFFFFED848**, Offset = 1

LDR R0,=0xFFFFED848

MOV R1,#0x04 // assign a CPU

STR R1,[R0]

- N = 73 → Note that following operation clears all other interrupts.

IICDIPR: address = **0xFFFFED448**, Offset = 1

LDR R0,=0xFFFFED448

MOV R1,#0xFF // priority is 1 byte.

LSL R1, #8 // shift by one byte.

STR R1,[R0]

ICDICFR: address = **0xFFFFEDC10**, Index = 19

LDR R0,=0xFFFFED10C

MOV R1,#1

LSL R1, #19

STR R1,[R0]

Or, Leave defaults.