


1.




(a)





(b)







yde	MCADIN	input (M)	RI	R2	R3	R4	R5	R6	output.
0									
1									
2	A4								
3	A7	MI	A4						
4	AZ	M5	A7	m'	A4				
5			A2	A7	MD	A4	N5		MI
6				AZ	(A)		A4	M5)	A1.M5
7		MZ			AZ			(A4)	A4
8	A-6	M3	MZ			A2			
9			M3	(MZ)	AL		(A2)		A2. M2
10				M3)		A6			M3
11							A6		
12								A6	
13							(A)		A-6






Fold the lattice filter shown in Fig. 6.34 using folding factor N=2. Perform retiming for folding if necessary.






#### 3.

如下圖所示之 6-tap data-broadcast FIR filter,以 folding factors 2 和來實現 folding 電路。



# 經過 folding 後的結構如下圖:



### waveform(original vs folding)



### area(original vs folding)

Report : area Design : top Version: R-2020.09 Date : Wed Dec 7 21:15:49 20:		Report : area Design : top Version: R-2020.09 Date : Wed Dec 7 21:20:4	
Library(s) Used:		Library(s) Used:	
slow (File: /cad/CBDK/CBDK_	IC_Contest_v2.1/SynopsysDC/db/slow.db)	slow (File: /cad/CBDK/C	BDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)
Number of ports: Number of nets: Number of cells: Number of combinational cells: Number of sequential cells: Number of macros/black boxes: Number of buf/inv: Number of references:	1429 3758 2311 2159 114 0 476 23	Number of ports: Number of nets: Number of cells: Number of combinational cel Number of sequential cells: Number of macros/black boxe Number of buf/inv: Number of references:	77
	19380.913141 1928.246364 3413.471436 0.000000 efined (No wire load specified)	Combinational area: Buf/Inv area: Noncombinational area: Macro/Black Box area: Net Interconnect area: Total cell area:	12292.570731 1184.785178 2464.624828 0.000000 undefined (No wire load specified)
Total cell area:	22794.384577 efined	Total cell area: Total area:	14757.195559 undefined

# timing(original vs folding)

clock clk (rise edge) clock network delay (ideal) clock uncertainty D4/q_reg[17]/CK (DFFTRX4) library setup time data required time	2.50 0.50 -0.10 0.00 -0.15	2.90 r
data required time data arrival time		2.75 -2.75
slack (MET)		0.00
clock clk (rise edge) clock network delay (ideal) clock uncertainty in_y2_reg[17]/CK (DFFRX4) library setup time data required time	2.60 0.50 -0.10 0.00 -0.17	3.00 3.00 r
<pre>clock network delay (ideal) clock uncertainty in_y2_reg[17]/CK (DFFRX4) library setup time</pre>	0.50 -0.10 0.00	3.10 3.00 3.00 r 2.83

# power(original vs folding)

Power Group	Internal Power	Switching Power	Leakage Power	Total Power ( % ) Attrs
io_pad	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
memory	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
black box	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
clock_network	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
register	1.1919	9.6388e-02	3.4148e+06	1.2918 ( 58.38%)
sequential	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
combinational	0.5288	0.3777	1.4463e+07	0.9210 ( 41.62%)
Total	1.7207 mW	0.4741 mW	1.7878e+07 pW	2.2127 mW

Power Group	Internal	Switching	Leakage	Total
	Power	Power	Power	Power ( % ) Attrs
io_pad memory black_box clock_network register sequential combinational	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
	0.9307	8.9064e-02	2.4279e+06	1.0222 ( 57.35%)
	0.0000	0.0000	0.0000	0.0000 ( 0.00%)
	0.4311	0.3198	9.2555e+06	0.7602 ( 42.65%)
Total	1.3618 mW	0.4089 mW	1.1683e+07 pW	1.7824 mW

#### 4. 結論

	Area(um <sup>2</sup> )	Time(ns)	Power(mW)
Original	22794.384577	2.75	2.2127
2-folding	14757.195559	2.83	1.7824

經過 folding 折疊後,會根據 folding factor 而使面積越來越小 折疊後 D-flip flop 數量從 6 變成 4,另外還會額外多出 counter 的組合邏輯面積

時間的部分,因為折疊後需要 N 次 interation 才能完成原本一次 iteration 的計算量,所以 throughput 下降很多