環境設置:

```
set target_library "slow.db"

set link_library "* $target_library dw_foundation.sldb"

set symbol_library "tsmc13.sdb generic.sdb"

set synthetic_library "dw_foundation.sldb"

set_clock_uncertainty 0.1 [get_clocks clk]

set_clock_latency 0.5 [get_clocks clk]


set_input_delay 5 -clock clk [remove_from_collection [all_inputs]

[get_ports clk]]

set_output_delay 0.5 -clock clk [all_outputs]
```


1. Direct Form 4-tap FIR

以 Verdi 顯示電路 schematic 架構



利用 testbench 驗證其正確性

(當輸入為 5 時, 3 個 clk 後輸出應為 50)




在 design compiler 的 tcl 檔裡面設定其 clk 週期為 9.5, 並記錄 area 和 timing (set cycle 9.5)

```
clock clk (rise edge)
                                                                             9.50
                                                               0.50
-0.10
clock network delay (ideal)
                                                                            10.00
clock uncertainty output external delay
                                                                             9.90
                                                               -0.50
                                                                             9.40
data required time
                                                                             9.40
data required time
                                                                             9.40
data arrival time
                                                                            -9.40
slack (VIOLATED: increase significant digits)
                                                                             0.00
```


2. Direct Form 4-tap FIR with Adder Tree

以 Verdi 顯示電路 schematic 架構



利用 testbench 驗證其正確性

(當輸入為 5 時, 3 個 clk 後輸出應為 50)




在 design compiler 的 tcl 檔裡面設定其 clk 週期為 8.8, 並記錄 area 和 timing (set cycle 8.8)

```
clock clk (rise edge)
clock network delay (ideal)
                                                                        8.80
                                                                                       8.80
                                                                        0.50
                                                                                       9.30
clock uncertainty output external delay
                                                                       -0.10
                                                                                       9.20
                                                                                       8.70
                                                                       -0.50
data required time
                                                                                       8.70
data required time
                                                                                       8.70
data arrival time
                                                                                      -8.70
slack (MET)
                                                                                       0.00
```

3. Transposed Form 4-tap FIR

以 Verdi 顯示電路 schematic 架構



利用 testbench 驗證其正確性

(當輸入為5時,3個clk後輸出應為50)



在 design compiler 的 tcl 檔裡面設定其 clk 週期為 8.0, 並記錄

area ≠ timing (set cycle 8.0)

```
*********
Report : area
Design: TPF4T_FIR
Version: R-2020.09
Date : Wed Oct 5 20:54:33 2022
Library(s) Used:
     slow (File: /cad/CBDK/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
                                                     2306
                                                     1493
                                                     1414
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                                       Θ
Number of references:
Combinational area:
                                          18011.111335
                                           2888.974804
1685.518227
0.000000
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
                                         140094.032745
Net Interconnect area:
Total cell area:
                                          19696.629562
Total area:
                                         159790.662307
```

clock clk (rise edge) clock network delay (ideal) clock uncertainty output external delay data required time	8.00 0.50 -0.10 -0.50	8.00 8.50 8.40 7.90 7.90
data required time data arrival time		7.90 -7.90
slack (MET)		0.00

結果

	Area(um²)	Time(ns)
DF4T FIR	17756.501382	9.4
ADDER_TREE	16727.877013	8.7
TPF4T FIR	19696.629562	7.9

結論

根據合成結果顯示,三種濾波器的速度由快到慢是 $3 \rightarrow 2 \rightarrow 1$,以此次給定 N=4 的條件,帶入下圖中所提供的 critical path timing 公式中,可以得知此次結果符合預期。

