

Casper

An Asynchronous Progress Model for MPI RMA on Many-core Architectures

Min Si

Guest graduate student at Argonne National Laboratory, IL, USA

Mentor : Antonio J. Peña Supervisor : Pavan Balaji

PhD student at University of Tokyo, Tokyo, Japan

Advisor: Yutaka Ishiakwa

Download slides: http://www.il.is.s.u-tokyo.ac.jp/~msi/pdf/jlesc201411-casper.pdf






Irregular Computations

Regular computations

- Organized around dense vectors or matrices
- Regular data movement pattern,
 use MPI SEND/RECV or collectives
- More local computation, less data movement
- Example: stencil computation, matrix multiplication, FFT*

Irregular computations

- Organized around graphs, sparse vectors, more "data driven" in nature
- Data movement pattern is irregular and data-dependent
- Growth rate of data movement is much faster than computation
- Example: social network analysis,
 bioinformatics




Increasing trend of applications are moving to irregular computation models

Need more dynamic communication model

Message Passing Models

- Two-sided communication
- Process 0 Process 1 Send (data Receive (data) Send (data) Receive (data)←
- One-sided communication (Remote Memory Access)




Feature:

- Origin (P0) specifies all communication parameters
- Target (P1) does not explicitly receive or process message

Is communication always asynchronous?

Problems in Asynchronous Progress

- One-sided operations are not truly one-sided
 - In most platforms (e.g., InfiniBand, Cray)
 - Some operations are hardware supported (e.g., contiguous PUT/ GET)
 - Other operations have to be done in software (e.g., 3D accumulates of double precision data)





/lin Si_msi@anl.gov

Traditional Approach of ASYNC Progress (1)

Thread-based approach

- Every MPI process has a communication dedicated background thread
- Background thread polls MPI progress in order to handle incoming messages for this process
- Example: MPICH default asynchronous thread, SWAP-bioinformatics
 Cons:
- × Waste half of computing cores or oversubscribe cores
- Overhead of Multithreading safety of MPI








Traditional Approach of ASYNC Progress (2)


Interrupt-based approach

- Assume all hardware resources are busy with user computation on target processes
- Utilize hardware interrupts to awaken a kernel thread and process the incoming RMA messages
- i.e., Cray MPI, IBM MPI on Blue Gene/P

Cons:

X Overhead of frequent interrupts






DMMAP-based ASYNC overhead on Cray XC30
Min Si msi@anl.gov

Casper Process-based ASYNC Progress


- Multi- and many-core architectures
 - Rapidly growing number of cores
 - Not all of the cores are always keeping busy




- Process-based asynchronous progress
 - Dedicating arbitrary number of cores to "ghost processes"
 - Ghost process intercepts all RMA operations to the user processes

Pros:

- ✓ No overhead caused by multithreading safety or frequent interrupts
- ✓ Flexible core deployment
- ✓ Portable PMPI* redirection






Basic Design of Casper


- Three primary functionalities
 - Transparently replace MPI_COMM_WORLD by COMM USER WORLD
 - 2. Shared memory mapping between local user and ghost processes by using MPI-3 MPI_Win_allocate_shared*



3. Redirect RMA operations to ghost processes

Internal Memory mapping





* MPI_WIN_ALLOCATE_SHARED : Allocates window that is shared among all processes in the window's group, usually specified with MPI_COMM_TYPE_SHARED communicator.

Min Si msi@anl.gov



Ensuring Correctness and Performance

Correctness challenges

- 1. Lock Permission Management
- 2. Self Lock Consistency
- 3. Managing Multiple Ghost Processes
- 4. Multiple Simultaneous Epochs

Performance challenge


1. Memory Locality




RMA synchronization modes

Active-target mode

- Both origin and target issue synchronization
- Fence (like a global barrier)




PSCW (subgroup of Fence)




Passive-target mode

- Only origin issues synchronization
- Lock_all (shared)




Lock (shared or exclusive)




[Correctness Challenge 1] Lock Permission Management for Shared Ghost Processes (1)

1. Two origins access two targets sharing the same ghost process



2. An origin accesses two targets sharing the same ghost process [INCORRECT] Nested locks to the same target




[Correctness Challenge 1]

Lock Permission Management for Shared Ghost Processes (2)

Solution

- N Windows
 - N = max number of processes on every node
 - COMM. to i_{th} user process on each node goes to i_{th} window






User hint optimization

- Window info "epochs_used" (fence|pscw|lock|lockall by default)
 - If "epochs_used" contains "lock", create N windows
 - Otherwise, only create a single window

[Correctness Challenge 2] Self Lock Consistency (1)



[Correctness Challenge 2] Self Lock Consistency (2)

- Solution (2 steps)
 - 1. Force-lock with HIDDEN BYTES*

```
Lock (G0, win)

Get (G0, win)

Flush (G0, win) // Lock is acquired
```

2. Lock self

```
Lock (P0, win)
// memory barrier for managing
// memory consistency
```

- User hint optimization
 - Window info no_local_loadstore
 - Do not need both 2 steps
 - Epoch assert MPI_MODE_NOCHECK
 - Only need the 2_{nd} step



[Correctness Challenge 3] Managing Multiple Ghost Processes (1)

1. Lock permission among multiple ghost processes

[INCORRECT] Two EXCLUSIVE locks to the same target may be concurrently acquired

P2

Lock (EXCLUSIVE, P0, win)
PUT(P0)
Unlock(P0, win)

P3

Serialized

Lock (EXCLUSIVE, P0, win)
PUT(P0)
Unlock(P0, win)

P0 P1 G0 G1
P2 P3 G2 G3

P2



Lock (EXCLUSIVE, G0, win) Lock (EXCLUSIVE, G1, win)

G = randomly_pick_ghost(); PUT(G) **P3**



Lock (EXCLUSIVE, G0, win) Lock (EXCLUSIVE, G1, win)

G = randomly_pick_ghost(); PUT(G)




Empty lock can be ignored,
P2 and P3 may concurrently
acquire lock on G0 and G1

[Correctness Challenge 3] Managing Multiple Ghost Processes (2)

2. Ordering and Atomicity constraints for Accumulate operations

[INCORRECT] Ordering and Atomicity cannot be maintained by MPI among multiple ghost processes



Min Si msi@anl.gov

[Correctness Challenge 3]

Managing Multiple Ghost Processes (3)

- Solution (2 phases)
 - Static-Binding Phase
 - Rank binding model
 - Each user process binds to a single ghost process
 - Segment binding model
 - Segment total exposed memory on each node into N_G chunks
 - Each chunk binds to a single ghost process
 - Only redirect RMA operations to the bound ghost process
 - Fixed lock and ACC ordering & atomicity issues
 - But only suitable for balanced communication patterns




- Static-Binding-Free Phase
 - After operation + flush issued, "main lock" is acquired
 - Dynamically select target ghost process
 - Accumulate operations can not be "binding free"



Static-rank-binding




Static-seament-binding



[Correctness Challenge 4] Multiple Simultaneous Epochs – Active Epochs (1)

 Simultaneous fence epochs on disjoint sets of processes sharing the same ghost processes


[INCORRECT] Deadlock!



[Correctness Challenge 4] Multiple Simultaneous Epochs - Active Epochs (2)

Solution

- Every user window has an internal "global window"
- Translate to passive-target mode




– PSCW — Flush + Send-Receive



[Correctness Challenge 4] Multiple Simultaneous Epochs – Lock_all (1)

- Lock_all only
 - Same translation as that for Fence
 - lock_all in win_allocate, flush_all in unlock_all


[INCORRECT] Lock_all and EXCLUSIVE lock on the same window may be concurrently acquired




[Correctness Challenge 3] Multiple Simultaneous Epochs – Lock_all (2)

Solution


Translate lock_all to a series of locks to all ghost processes





[Performance Challenge] Memory Locality

- Casper internally detects the location of the user processes
- Only bind the closest ghost processes
- i.e., P0-2 are bound to G0, P3-5 are bound to G1




Evaluation 1. Asynchronous Progress Microbenchmark

- **Experiment platform**
 - NERSC Edison Cray XC30*
 - Cray MPI v6.3.1
- Test scenario


RMA implementation in Cray MPI v6.3.1

	HW-handled OP	ASYNC. mode
Original mode	NONE	Thread
DMAPP mode	Contig. PUT/GET	Interrupt

1 OP + FLUSH + 100μs COMP. + 10 OPs (each OP is 1 double)



Casper provides asynchronous progress for **SW-handled ACC.**




PUT (handled by HW within DMAPP)


Casper performs the same performance as that of HW PUT



Evaluation 2. NWChem Quantum Chemistry Application (1)

- Computational chemistry application suite composed of many types of simulation capabilities.
- ARMCI-MPI (Portable implementation of Global Arrays over MPI RMA)
- Focus on most common used CC (coupled-cluster)
 simulations in a C₂₀ molecules





for i in I blocks:
for j in J blocks:
for k in K blocks:
GET block a from A
GET block b from B


c += a * b
Heavy
end do
computation
ACC block c to C
end do
end do

Perform DGEMM in local buffer Get-Compute-Update model

Min Si msi@anl.gov

Evaluation 2. NWChem Quantum Chemistry Application (2)


- Input data file: tce_c20_triplet
- Evaluation platform (Cray XC30):
 - 12-core Intel "Ivy Bridge" (24 cores per node)



Core deployment

Casper ASYNC. Progress helps CCSD performance

	# COMP.	# ASYNC.
Original MPI	24	0
Casper	20	4
Thread-ASYNC (oversubscribed)	24	24
Thread-ASYNC (dedicated)	12	12



More compute-intensive than CCSD, more improvement



Summary

- MPI RMA communication is not truly one-sided
 - Still need asynchronous progress
 - Additional overhead in thread / interrupt-based approaches
- Multi- / Many-Core architectures
 - Number of cores is growing rapidly, some cores are not always busy
- Casper: a process-based asynchronous progress model
 - Dedicating arbitrary number of cores to ghost processes
 - Mapping window regions from user processes to ghost processes
 - Redirecting all RMA SYNC. & operations to ghost processes
 - Linking to various MPI implementation through PMPI transparent redirection

Download slides: http://www.il.is.s.u-tokyo.ac.jp/~msi/pdf/jlesc201411-casper.pdf