



The Dual-Path Execution Model for Efficient GPU Control Flow




Minsoo Rhu and Mattan Erez

The University of Texas at Austin Electrical and Computer Engineering Department



DPE: Dual-Path Execution Model

- Single-instruction multiple-thread (SIMT) model
 - Dominant model in current NVIDIA/AMD GPUs
 - Stack-based reconvergence: optimal structured control flow
- Problem
 - Only a single path is considered for scheduling at a time
 - Restricts thread-level parallelism (aka path parallelism)
- DPE solution
 - Expose both taken¬-taken paths to the thread-scheduler
 - Reconvergence identical to baseline single-path exec (SPE)






Outline

- GPU and the SIMT stack-based reconvergence
- Limitation of the single-path stack model
- DPE-<u>d</u>ual-<u>p</u>ath <u>e</u>xecution model
- Related works
- Evaluation



Graphic Processing Units (GPUs)

- General-purpose many-core accelerators
 - Supports non-graphics APIs (e.g. CUDA, OpenCL)
- Scalar frontend (fetch & decode) + parallel backend
 - Amortizes the cost of frontend and control








CUDA exposes hierarchy of data-parallel threads

- SPMD model: single kernel executed by all threads
- Kernel / Thread-block
 - Multiple thread-blocks (concurrent-thread-arrays(CTAs)) compose a kernel








CUDA exposes hierarchy of data-parallel threads

- SPMD model: single kernel executed by all threads
- Kernel / Thread-block / Warp / Thread
 - Multiple warps compose a thread-block
 - Multiple threads (32) compose a warp

A warp is scheduled as a batch of threads



: Thread executes in its dedicated lane



RPC



GPUs have HW support for conditional branches


- Control-divergence: threads in warp branch differently
 - Predicate-Bitmasks: allows subset of a warp to commit results
 - Stack-based re-convergence model
 - Always execute active-threads at the top-of-stack (TOS).
 - Reconvergence PC (RPC) derived at compile-time
 - RPC: immediate post-dominator (PDOM) of the branching-point

TOS-

Guarantees optimal reconvergence of threads for structured control flow

PC

Α



1: Active, 0: Inactive

(b) Using the stack for control flow management


Single-path stack

Active Mask


1111



- Control-divergence: threads in warp branch differently
 - Predicate-Bitmasks: allows subset of a warp to commit results
 - Stack-based re-convergence model
 - Always execute active-threads at the top-of-stack (TOS).
 - Reconvergence PC (RPC) derived at compile-time
 - RPC: immediate post-dominator (PDOM) of the branching-point
 - Guarantees optimal reconvergence of threads for structured control flow




(a) Example Control Flow Graph
1: Active, 0: Inactive







- Control-divergence: threads in warp branch differently
 - Predicate-Bitmasks: allows subset of a warp to commit results
 - Stack-based re-convergence model
 - Always execute active-threads at the top-of-stack (TOS).
 - Reconvergence PC (RPC) derived at compile-time
 - RPC: immediate post-dominator (PDOM) of the branching-point
 - Guarantees optimal reconvergence of threads for structured control flow




(a) Example Control Flow Graph
1: Active, 0: Inactive






- Control-divergence: threads in warp branch differently
 - Predicate-Bitmasks: allows subset of a warp to commit results
 - Stack-based re-convergence model
 - Always execute active-threads at the top-of-stack (TOS).
 - Reconvergence PC (RPC) derived at compile-time
 - RPC: immediate post-dominator (PDOM) of the branching-point
 - Guarantees optimal reconvergence of threads for structured control flow



(a) Example Control Flow Graph
1: Active, 0: Inactive



- Control-divergence: threads in warp branch differently
 - Predicate-Bitmasks: allows subset of a warp to commit results
 - Stack-based re-convergence model
 - Always execute active-threads at the top-of-stack (TOS).
 - Reconvergence PC (RPC) derived at compile-time
 - RPC: immediate post-dominator (PDOM) of the branching-point
 - Guarantees optimal reconvergence of threads for structured control flow



(a) Example Control Flow Graph
1: Active, 0: Inactive




Outline

- GPU and the SIMT stack-based reconvergence
- Limitation of the single-path stack model
- DPE-<u>d</u>ual-<u>p</u>ath <u>e</u>xecution model
- Related works
- Evaluation




1. Underutilization of SIMD lanes



(a) Example Control Flow Graph

- Number of active threads in a warp decreases every time control diverges
- Active area of research
 - Thread block compaction [Fung'11]
 - Larger warps [Narasiman'11]
- NOT what this work solves!



(b) Execution flow using SPE.


Time



Threads (lanes) masked out from execution, remaining idle.




2. Serialization of execution paths



 Execution transitions to another path only after all the instructions in the current path (basic-block) are executed.

 Misses opportunities to schedule from other **concurrent** paths

E.g. paths B/C



Execution flow using SPE.

idle cycles: phases where the scheduler is short of warps to schedule



Outline

- GPU and the SIMT stack-based reconvergence
- Limitation of the single-path stack model
- DPE- <u>d</u>ual-<u>p</u>ath <u>e</u>xecution model
- Related works
- Evaluation






Dual-Path Execution Model (DPE)

- Maintain simplicity of reconvergence stack
- Minimal extensions to the SPE model
- Enhance path-parallelism
 - Without sacrificing SIMD lane utilization
- No additional compiler-support/heuristics required
 - Purely a microarchitectural approach






- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE








- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE






- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE








- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE








- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE








- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE







- DPE stack microarchitecture
 - Each entry accommodates both paths of a branching point
 - Single dual-path entry instead of two separate entries in SPE








DPE Components: Scoreboard


- Current GPUs execute intra-warp threads back-to-back
- DPE complications because L/R paths share registers
 - Separate Left/Right scoreboards
 - Shadow-bits for pre-/post-divergence dependencies



- P: Pending writes

- S: Shadow bit

(a) SPE Scoreboard



(b) DPE Scoreboard





DPE Components: Warp Scheduler

- Scheduler enhanced to cover <u>both</u> L/R paths
 - For maximal benefits of DPE, scheduler overhead is doubled
 - 'Constrained' scheduler
 - Warp-scheduler is fed with only a single path at the TOS
 - Path to be sent to the scheduler is rotated when a long-latency operation is executed
 - Benefits decrease from 14.9% to 11.7%




Outline

- GPU and the SIMT stack-based reconvergence
- Limitation of the single-path stack model
- DPE-<u>dual-path</u> execution model
- Related works
- Evaluation








Warp-split table			ı
PC	Active Mask	RPC	
D	0100	G	
E	0011	G	ļ

(a) Adoption of a separate
Warp-split-table for path
 interleaving

- Transition between ...
 - <u>Serial</u> mode (single-path stack)
 - <u>Interleaving</u> (suddivision) mode (Warp-split table)
- When using the ...
 - Stack: execution is <u>same</u> as in baseline SPE.
 - WST: concurrent paths in the WST can be interleaved, <u>filling in</u> the idle cycles.



(b) Execution flow using DWS (subdivision is applied for path D/E)






- DWS has significant complexity and overheads
 - Compiler modifications and sub-optimal heuristics

<Condition to activate "interleaving" mode>

Warp is subdivided <u>only if</u> the PDOM is followed by a **short** basic block of no more than <u>'subdivision-threshold'</u> number of instructions.




(a) Example Control Flow Graph





- DWS has significant complexity and overheads
 - Compiler modifications and sub-optimal heuristics
 - Heuristics-based subdivision: cannot always exploit <u>ALL</u> interleaving opportunities.
 - i.e. path B/C are NOT interleaved below.




(b) Execution flow using DWS (subdivision is applied for path D/E)





- DWS has significant complexity and overheads
 - Compiler modifications and sub-optimal heuristics
 - Sub-optimal reconvergence
 - SPE stack no longer used for optimal reconvergence
 - Reconvergence is 'opportunistically' initiated using WST entry's PC values
 - A warp-split that diverges is <u>further</u> split into narrower warp-splits



(b) Execution flow using DWS (subdivision is applied for path D/E)



MZ

Dual-Instruction Multiple-Thread (DIMT) [Brunie'12]

- Issue '<u>two</u>' different instructions to the SIMD pipeline at the same time
 - Maximum of '<u>two</u>' paths are chosen for scheduling (like DPE)
 - Uses the '<u>thread-frontiers</u>' model, rather than the stackarchitecture (unlike DPE)
 - Thread-frontiers [Diamos'11]
 - Better than stack model in handling 'unstructured' control flow
 - More complicated than the stack model



Outline

- GPU and the SIMT stack-based reconvergence
- Limitation of the single-path stack model
- DPE-<u>dual-path</u> execution model
- Related works
- Evaluation



Simulation Environment

- GPGPU-Sim (v3.1.0)
 - 15 shader cores (Streaming Multiprocessors)
 - 1536 threads per core, 32K registers per core
 - Cache: 16kB L1, 768kB Unified L2
 - Warp scheduling policy: Round-Robin
 - Memory Controller: FR-FCFS
 - 29.6GB/s per channel, 6 channels overall
 - Configured similar to NVIDIA Fermi Architecture


Workloads

- Regular/Irregular apps with various input-sets
- Chosen from CUDA-SDK(v3.0), Rodinia, Parboil, etc




Benchmark Characterization

- Interleavable branch
 - Both "if" and "else" part active
 - DPE can <u>always</u> interleave
 - DWS can interleave paths <u>when</u> subdivision is activated
 - < Corresponding control flow graph >



- Non-interleavable branch
 - No 'else' part
 - No added benefits with DPE
 - Operates the same as SPE
 - DWS can still interleave paths <u>when</u> subdivision is activated.
 - < Corresponding control flow graph >









Average Path Parallelism

- SPE: always '1'
- DPE: '2' for interleavable branch and '1' otherwise
- DWS: '1' with stack and 'N' with WST
 - N is the number of warp-splits in WST
 - DWS(X) designates a configuration using subdivision-threshold of 'X'
 - The larger the X, the more aggressive subdivision is activated.

(a) Interleavable benchmarks





DPE: 20% increase

DWS(100): 71% increase





NZ

Average Path Parallelism

- SPE: always '1'
- DPE: '2' for interleavable branch and '1' otherwise
- DWS: '1' with stack and 'N' with WST
 - N is the number of warp-splits in WST
 - DWS(X) designates a configuration using subdivision-threshold of 'X'
 - The larger the X, the more aggressive subdivision is activated.

(a) Interleavable benchmarks











SIMD Lane Utilization (SIMDutil)

- SPE and DPE: <u>always</u> the same
- DWS
 - Identical when subdivision is 'never' activated
 - Reduced when reconvergence is suboptimal







DWS(100): 51% reduction

DPE: Same as SPE





NZ

SIMD Lane Utilization (SIMDutil)

- SPE and DPE: <u>always</u> the same
- DWS
 - Identical when subdivision is 'never' activated
 - Reduced when reconvergence is suboptimal

(a) Interleavable benchmarks











Speedup

DPE: 14.9% increase (avg.)
DWS(100): 15.2% reduction (avg.)

- DPE == SPE for <u>non</u>-interleavable applications
- DPE is robust and outperforms other models when interleavable
 - An average 14.9% speedup over SPE (max 42%)

(a) Interleavable benchmarks









Conclusions

- DPE provides the best of both SPE and DWS
 - Always exploits path interleaving for taken/not-taken paths
 - Achieves the same optimal SIMT reconvergence for structured control flow
- Throughput improvements
 - 14.9% (max 42%) improvements on top of SPE
- DPE model can be extended for further optimizations