Э.001.01. Конечный автомат для выполнения операции деления двух 4-битовых чисел. Текст программы. Приложение.

Листинг 1. Файл "fsm_div.v"

```
module fsm div
    input reset,
    input clk,
   input valid in,
    input [3:0] d in,
    output reg [3:0] d out,
    output reg valid out,
    output reg error out
);
// Константы ошибок
localparam NO ERROR = 0, DIV BY ZERO = 1;
// Регистры операндов
reg signed [3:0] a reg, b reg;
// Состояния конечного автомата
localparam S0 = 0, S1 = 1, S2 = 2, S3 = 3;
reg [1:0] state;
initial state = S0;
always@(posedge clk)
begin
   if (reset)
        state <= S0;
    else
        case(state)
            // Сброс регистров
            S0: begin
                     a_reg <= 0;
                    b reg <= 0;
                     d out <= 0;
                     error out <= 0;
                    valid_out <= 0;</pre>
                    state <= 1;
                end
            // Ввод первого операнда (делимого)
            S1: if (valid in)
                    begin
                         a reg <= d in;
                         state <= S2;
                     end
```

```
// Ввод второго операнда (делителя)
             S2: if (valid in)
                      begin
                          b reg <= d in;</pre>
                          state <= S3;
                      end
             // Выполнение операции деления
             S3: begin
                      if (b reg == 0)
                          begin
                               error out <= DIV BY ZERO;
                               valid out <= 1;</pre>
                          end
                      else if (a_reg == 0)
                          begin
                               d out <= 0;
                               valid out <= 1;</pre>
                          end
                      else
                          begin
                               d out <= a reg / b reg;
                               valid out <= 1;</pre>
                          end
                      state <= S0;
                 end
        endcase
end
endmodule
```

Листинг 2. Файл "create.tcl"

```
cd [file dirname [info script]]
  create_project div_project div_project -part xc7a100tcsg324-1
  import_files -norecurse div_project/fsm_div.v
  update_compile_order -fileset sources_1
  file mkdir div_project/div_project.srcs/constrs_1
  add_files -fileset constrs_1 -norecurse ccs.xdc
  import_files -fileset constrs_1 ccs.xdc
  launch_runs impl_1 -to_step write_bitstream -jobs 16
```

Листинг 3. Файл "ccs.xdc"

```
set property -dict { PACKAGE PIN C12
                                       IOSTANDARD LVCMOS33 }
[get ports { reset }]
set_property -dict { PACKAGE PIN N17
                                       IOSTANDARD LVCMOS33 }
[get ports { valid in }]
set property -dict { PACKAGE PIN J15
                                       IOSTANDARD LVCMOS33 }
[get ports { d in[0] }]
set_property -dict { PACKAGE PIN L16
                                       IOSTANDARD LVCMOS33 }
[get ports { d in[1] }]
set property -dict { PACKAGE PIN M13
                                       IOSTANDARD LVCMOS33 }
[get ports { d in[2] }]
set_property -dict { PACKAGE_PIN R15
                                       IOSTANDARD LVCMOS33 }
[get_ports { d_in[3] }]
set_property -dict { PACKAGE PIN R17
                                       IOSTANDARD LVCMOS33 }
[get ports { d out[0] }]
set property -dict { PACKAGE PIN T18
                                       IOSTANDARD LVCMOS33 }
[get ports { d out[1] }]
set property -dict { PACKAGE PIN U18
                                       IOSTANDARD LVCMOS33 }
[get ports { d out[2] }]
set_property -dict { PACKAGE PIN R13
                                       IOSTANDARD LVCMOS33 }
[get_ports { d_out[3] }]
set property -dict { PACKAGE PIN H17
                                       IOSTANDARD LVCMOS33 }
[get ports { valid out }]
set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33 }
[get ports { error out }]
```