

The SDHCAL technological prototype Construction, first results and ongoing R&D

L. Mirabito


IPN Lyon, UCB Lyon, IN2P3, CNRS

November 11, 2014

Introduction

Context

The SDHCAL-GRPC is one of the two HCAL options proposed in the ILD Letter Of Intent (LOI). Modules are made of 48 RPC chambers ($6\lambda_1$) equipped with power-pulsed electronics readout.




SDHCAL-ILD

The structure proposed for the SDHCAL-ILD :

- Is self-supporting
- Has negligible dead zones
- Eliminates projective cracks
- Minimizes barrel / endcap separation

Chamber challenges


- Thickness of only few mms
- Homogeneity for large surfaces
- Services from one side
- Embedded power-pulsed electronics
- Self-supporting mechanical structure



Detector Choice

Glass Resistive Plate Chamber


- Thin, homogeneous, cost-effective
- Avalanche $\simeq 1\text{ mm}$ radius: High granularity achievable



Detector Choice


Glass Resistive Plate Chamber

- Thin, homogeneous, cost-effective
- Avalanche $\simeq 1\text{ mm}$ radius: High granularity achievable




Semi Digital



- Saturation on 1 cm^2 pad in the core of hadronic showers
- 2-bits semi-digital readout improves resolution






GRPC design



GRPC design



GRPC design






Readout Electronic

HardRoc ASIC

developped by Omega

→ 64 channels, triggerless mode, 127 memory slots

- 3 thresholds , range [10 fC, 15 pC]
- Channel gain : Uniformity correction
- Analog power switch: Power-pulsed capability, low consumption





Readout Electronic

HardRoc ASIC

developped by Omega


→ 64 channels, triggerless mode, 127 memory slots

→ 3 thresholds , range [10 fC, 15 pC]
→ Channel gain : Uniformity correction
→ Analog power switch: Power-pulsed capability, low consumption




ASU PCB development



→ 8-Layers, buried vias, 50 x 33 cms
→ Two 24 asics PCB connected with flat connectors
→ DAQ board (DIF) controls and read the 48 daisy chained chips (developped by LAPP)




Cassette assembly






Cassette assembly



Cassette assembly




Cassette assembly



Acquisition system

$$9 \text{ SDCC} \times 9 \text{ DCC} = 81 \text{ DIFs} = 27 \text{ plans}$$

$$9 \text{ SDCC} \times 9 \text{ DCC} \times 9 \text{ DCC} = 648 \text{ DIFs} = 243 \text{ plans}$$





- ▶ Oracle configuration data base
- ▶ Event building with CMS Event Event builder (XDAQ)
- ▶ Up to 150 USB links on 4 PCs
- ▶ Rate limited by USB1 links and 5 MHz readout of ASIC daisy chained

Chamber performances

Working point


- ▶ Gas: TFE(92 %), CO₂ (5 %), SF₆ (2 %)
- ▶ HV : -7.0 kV (20° C, 1020 mbar)
- ▶ Efficiency \simeq 95 %
- ▶ Pad Multiplicity \simeq 1.7

Cosmic muons studies



Chamber performances

Power-pulsed performances in 3T B field (H2-CERN)



Prototype construction

Production and test of
→ 10500 HR2 chips (LAL Omega)
→ 150 ASU + 300 interconnection
PCBs
→ 170 DIF (LAPP) and 20 DCC
(LLR)




Production and test of
→ 50 chambers and cassettes
→ 8 storage racks used as cosmic
muon stand




Final integration at CERN

- ▶ Mechanical structure developed by CIEMAT
- ▶ HV and cooling services developed by Gent and Louvain
- ▶ Full assembly made at CERN before the beam tests





Beam tests in 2012

- ▶ 5 weeks of data taking on PS and SPS lines at CERN
- ▶ π and e beams from 3 to 100 GeV allowing to study both hadronic and electromagnetic showers in a large energy range
- ▶ power pulsing mode (Analog on during spill) minimized the required cooling
- ▶ Trigger less mode → better daq efficiency, beam muons to monitor the rate and the chambers efficiency





Showers

10 Gev π and e



50 Gev π and e




Commissioning

Noise Studies


→ $< 1 \text{ Hz/pad}$,
 $\simeq 0.35 \text{ Hit/Bx}$ (200 ns)

→ Locally high noise
(mask or gain adjust)



Threshold study


→ Dedicated μ runs
→ Scan efficiency for the 3 thresholds
→ MC Polya response adjust from it



Analysis path

μ and e rejection


- Shower starts after 5th layer or more than 30 layers have at least 4 hits. (electron rejection)
- Mean number of hits in fired layers above 2.2. (μ rejection)
- At least 20 % of the fired layers should have a spatial hit distribution with RMS > 5cm (radiative μ rejection)
- At least 4 hits in the first 5 layers (neutral rejection)



Analysis path

μ and e rejection


- Shower starts after 5th layer or more than 30 layers have at least 4 hits. (electron rejection)
- Mean number of hits in fired layers above 2.2. (μ rejection)
- At least 20 % of the fired layers should have a spatial hit distribution with RMS > 5cm (radiative μ rejection)
- At least 4 hits in the first 5 layers (neutral rejection)





Energy calibration

$$E_R = \alpha N_1 + \beta N_2 + \gamma N_3$$

where α, β, γ are quadratic functions in $N_{tot} = N_1 + N_2 + N_3$ and fitted from data




Results




Current software improvements

Tagging MIPs hits (Hough transform, combinatorial) separately in E_R fit, improves resolution from 7%-15 %



New Shower reconstruction algorithm Arbor (MST based) improves shower separation



Next data taking

Improve statistic

- ▶ USB2 readout improves DAQ efficiency from 7 % to 40 %
- ▶ Some 2012 runs were taken with > 100 Hz/pad, efficiency is currently corrected. Long low intensity runs needed
- ▶ Dedicated e runs to improve MC tuning

Next data taking

Improve statistic



- ▶ USB2 readout improves DAQ efficiency from 7 % to 40 %
- ▶ Some 2012 runs were taken with > 100 Hz/pad, efficiency is currently corrected. Long low intensity runs needed
- ▶ Dedicated e runs to improve MC tuning

New DAQ


- ▶ Low consumption, integrated PC (raspberry pi), one for 4 chambers
- ▶ Lighter DAQ framework (DIM)

2 m long chambers

New gas distribution system




New mechanical structure



New electronic

HardROC3 (Omega)

- ▶ Independant 8-slots buffer per channel
- ▶ I2C configuration
- ▶ Better dynamic range



DIF3 (CIEMAT)

- ▶ One DIF per plane (432 chips in 12 parallel lines)
- ▶ Ethernet (commercial chip) readout, TTC clock & commands
- ▶ Spare SFP cage for bi-directional serial link implementation (GBT)

