


Mira

For the SLT, I missed a pretty basic issue, which is that this diagram assumes a and b have the same sign. I realized that issue while coding, but I wasn't at the whiteboard anymore to fix the diagram.



implement

<

for 32-bit 2's complement

Modules
add
mux
mult
register
shift register

$a < b$

$a - b < 0$

$b - a > 0$

sign bits:

$a - b = 1 \dots$

$b - a = 0 \dots$

if $a < b$:
return 1
else:
return 0

$a = b$

$a - b = 0$

$b - a = 0$

sign bits:

$a - b = 0 \dots$

$b - a = 0 \dots$

$a > b$

$a - b > 0$

$b - a < 0$

sign bits:

$a - b = 0 \dots$

$b - a = 1 \dots$

$$\begin{array}{r} 3 - 2 = 1 \\ 0011 + 1110 = 0001 \\ \hline 0011 \\ + 1110 \\ \hline 10001 \\ \hline = -15 \end{array}$$

$$\begin{array}{r} 2 - 3 = -1 \\ 0010 + 1101 = 1111 \\ \hline 0010 \\ + 1101 \\ \hline 1111 \end{array}$$

$-a = !a + 1$

1 0001 1111

2 0010 1110

3 0011 1101

-3 = 12


-2 = 11

1 = 1-2

2 = 1-3

a	b	a + b	a + 1
1	1	2	2
1	0	1	1
0	1	1	1
0	0	0	0

$a + !b + 1$
if $a < b$
1...
else
0...





implement

$$3 - 2 = 1$$


$$0011 + 1110 \text{ should } (0)001$$

$$\begin{array}{r} 0011 \\ + 1110 \\ \hline 10001 \end{array}$$







triangle generator



pulse generator
(mostly from in-class notes)



triangle generator



state-t:
0 = COUNTING-UP
1 = COUNTING-DOWN