





## Operating Systems

# “Computer System Overview”

## Operating System

- Exploits the hardware resources of one or more processors
- Provides a set of services to system users
- Manages secondary memory and I/O devices




Users and Processes access the Computer's resources through the Operating System  
<https://infonw.laurensstooop.nl/Introduction/OSrole.html>

## Basic Elements

- Processor
  - Two internal registers
    - Memory address register (MAR)
      - Specifies the address for the next read or write
    - Memory buffer register (MBR)
      - Contains data written into memory or receives data read from memory
  - I/O address register
  - I/O buffer register



Products of microelectronics and microprogramming: microprocessor, motherboard of an electronic computer  
(source: www.intel.com)



<https://www.soundonsound.com/sound-advice/core-wars-amd-intel-cpus-tested>

3

## Basic Elements

- Main Memory
  - Volatile
  - Referred to as real memory or primary memory
- I/O Modules
  - Secondary Memory Devices
  - Communications equipment
  - Terminals
- System bus
  - Communication among processors, main memory, and I/O modules

4

## Computer Components: Top-Level View




Figure 1.1 Computer Components: Top-Level View

5

## Processor Registers

- User-visible registers
  - Enable programmer to minimize main memory references by optimizing register use
- Control and status registers
  - Used by processor to control operating of the processor
  - Used by privileged OS routines to control the execution of programs

6



## User-Visible Registers

- May be referenced by machine language
- Available to all programs – application programs and system programs
- Data register: either general purpose or dedicated
- Address register
  - Index register: Adding an index to a base value to get the effective address
  - Segment pointer: When memory is divided into segments, memory is referenced by a segment and an offset
  - Stack pointer: Points to top of stack-push/pop (no address)

7



## Control and Status Registers

- Program counter (PC)
  - Contains the address of an instruction to be fetched
- Instruction register (IR)
  - Contains the instruction most recently fetched
- Program status word (PSW)
  - Contains status information: interrupt enable/disable bit, a kernel/user mode bit, etc.
- Condition codes or flags
  - Bits set by processor hardware as a result of operations
  - Example
    - Positive, negative, zero, or overflow result

8

## Instruction Execution

- Two steps
  - Processor reads (fetches) instructions from memory
  - Processor executes each instruction




Figure 1.2 Basic Instruction Cycle

9

## Instruction Fetch and Execute

- The processor fetches the instruction from memory
- Program counter (PC) holds address of the instruction to be fetched next
- PC is incremented after each fetch

10

## Instruction Register


- Fetched instruction loaded into instruction register
- Categories of the instructions
  - Processor-memory, processor-I/O, data processing, control

11

## Characteristics of a Hypothetical Machine



(a) Instruction format



(b) Integer format

Program counter (PC) = Address of instruction  
 Instruction register (IR) = Instruction being executed  
 Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from memory  
 0010 = Store AC to memory  
 0101 = Add to AC from memory

(d) Partial list of opcodes

Figure 1.3 Characteristics of a Hypothetical Machine

12

## Example of Program Execution




Figure 1.4 Example of Program Execution  
(contents of memory and registers in hexadecimal)

13

## Interrupts

- Interrupt the normal sequencing of the processor
- Most I/O devices are slower than the processor
  - Processor must pause to wait for device

14

# Classes of Interrupts

**Table 1.1 Classes of Interrupts**

<b>Program</b>	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, and reference outside a user's allowed memory space.
<b>Timer</b>	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.
<b>I/O</b>	Generated by an I/O controller, to signal normal completion of an operation or to signal a variety of error conditions.
<b>Hardware failure</b>	Generated by a failure, such as power failure or memory parity error.

15

## Interrupt Stage

- Processor checks for interrupts
- If interrupt
  - Suspend execution of program
  - Execute interrupt-handler routine

16



## Transfer of Control via Interrupts





Figure 1.6 Transfer of Control via Interrupts

17

## Program Flow of Control



18

# Instruction Cycle with Interrupts




Figure 1.7 Instruction Cycle with Interrupts

19

## Program Timing




Figure 1.8 Program Timing: Short I/O Wait

Figure 1.9 Program Timing: Long I/O Wait

20

## Simple Interrupt Processing





Figure 1.10 Simple Interrupt Processing

21


## Changes in Memory and Registers for an Interrupt

(a) Interrupt occurs after instruction at location  $N$ 

(b) Return from interrupt

22


## Sequential Interrupt Processing



(a) Sequential interrupt processing

23


## Nested Interrupt Processing



(b) Nested interrupt processing

24

## Multiple interrupt



25

## Multiprogramming

- Processor has more than one program to execute
- The sequence in which programs are executed depend on their relative priority and whether they are waiting for I/O
- After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt

26


## Memory Hierarchy

- Faster access time, greater cost per bit
- Greater capacity, smaller cost per bit
- Greater capacity, slower access speed

→ key characteristics of memory: namely, capacity, access time, and cost

27

## The Memory Hierarchy



Suppose 95% of the memory accesses are found in the cache ( $H = 0.95$ ). Then the average time to access a byte can be expressed as

$$(0.95) (0.1 \mu s) + (0.05) (0.1 \mu s + 1 \mu s) = 0.095 + 0.055 = 0.15 \mu s$$

Figure 1.14 The Memory Hierarchy

28



## Going Down the Hierarchy

- Decreasing cost per bit
- Increasing capacity
- Increasing access time
- Decreasing frequency of access to the memory by the processor

29



## Secondary Memory

- Auxiliary memory
- External
- Nonvolatile
- Used to store program and data files

30

## Cache Memory

- Processor speed faster than memory access speed
- Exploit the principle of locality with a small fast memory

31

## Cache and Main Memory




Figure 1.16 Cache and Main Memory

32




## Cache Principles

- Contains copy of a **portion** of main memory
- Processor first checks cache
- If desired data item not found, relevant block of memory read into cache
- Because of locality of reference, it is likely that future memory references are in that block

33

## Cache/Main-Memory Structure



Main memory consists of up to  $2^n$  addressable words, with each word having a unique  $n$ -bit address. For mapping purposes, this memory is considered to consist of a number of fixed length **blocks** of  $K$  words each. That is, there are  $M/2n/K$  blocks. Cache consists of  $C$  slots (also referred to as *lines*) of  $K$  words each, and the number of slots is considerably less than the number of main memory blocks ( $C \ll M$ ).

Suppose that we have a 6-bit address and a 2-bit tag. The tag 01 refers to the block of locations with the following addresses: 010000, 010001, 010010, 010011, 010100, 010101, 010110, 010111, 011000, 011001, 011010, 011011, 011100, 011101, 011110, 011111.

Figure 1.17 Cache/Main-Memory Structure

34

## Cache Read Operation




Figure 1.18 Cache Read Operation

35

## Cache Principles



- Cache size
  - Even small caches have significant impact on performance
- Block size
  - The unit of data exchanged between cache and main memory
  - Larger block size yields more hits until probability of using newly fetched data becomes less than the probability of reusing data that have to be moved out of cache

36



## Cache Principles

- Mapping function
  - Determines which cache location the block will occupy
  - Two constraints
    - when one block is read in, another may have to be replaced (which block will be used in the near future ?)
    - the more flexible the mapping function, the more complex is the circuitry required to search the cache to determine if a given block is in the cache
- Replacement algorithm
  - Chooses which block to replace
    - Least-recently-used (LRU) algorithm
    - First in First Out (FIFO) algorithm
    - Least Frequently Used (LFU) algorithm

37



## Cache Principles


- Write policy
  - Dictates when the memory write operation takes place
    - Can occur every time the block is updated
    - Can occur when the block is replaced
      - Minimize write operations
      - Leave main memory which are in an obsolete state

38

## I/O COMMUNICATION TECHNIQUES

### Programmed I/O

- I/O module performs the action, not the processor
- Sets the appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete
- Main disadvantage: a time-consuming process that keeps the processor busy needlessly
- I/O instructions
  - Control
  - Status
  - transfer




39

## I/O COMMUNICATION TECHNIQUES

### Interrupt-Driven I/O

- Processor is interrupted when I/O module ready to exchange data
- Processor saves context of program executing and begins executing interrupt-handler




40

## I/O COMMUNICATION TECHNIQUES

### Interrupt-Driven I/O

- No needless waiting, more efficient than programmed I/O
- Consumes a lot of processor time because every word read or written passes through the processor




41

## I/O COMMUNICATION TECHNIQUES

### Direct Memory Access

- The processor continues with other work. It has delegated this I/O operation to the DMA module
- Transfers a block of data directly to or from memory
- An interrupt is sent when the transfer is complete
- More efficient



42



Thank You