
Course: CS-223 Digital Design Section 01 Lab 04


Miray Ayerdem 21901987 06/04/2021

a)-Moore Finite State Machine (FSM) transition diagram and state encodings




-State transition table, output table, next state, output equations

Current State 5 - 0000 5 - 0000 5 - 010 5 - 010 5 - 010 5 - 010 5 - 101 5 - 101 5 - 101 5 - 101 5 - 101 5 - 101 5 - 101 5 - 101	Inputs Se Se 1 X X X X X X X X X X X X X X X X X X X	Next State \$25150' 0 01 - 51 0 0 0 - 52 0 1 0 - 52 1 0 0 3 54 1 0 0 3 54 1 0 0 3 54 1 1 0 3 55 1 1 1 3 55
Current State 52 51 50 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1	10	



-FSM's circuit schematic



b) We need 3 flip-flops because we need 3 bits to show all states.

c)

module decoder3_8(input logic in2, in1, in0, output logic [7:0] out1);

```
assign out1[0] = \simin2 & \simin1 & \simin0;
assign out1[1] = \simin2 & \simin1 & in0;
assign out1[2] = \simin2 & in1 & \simin0;
assign out1[3] = \simin2 & in1 & in0;
assign out1[4] = in2 & \simin1 & \simin0;
```

```
assign out1[5] = in2 & \simin1 & in0;
assign out1[6] = in2 & in1 & \simin0;
assign out1[7] = in2 & in1 & in0;
endmodule
module decoder2_4( input logic in1, in0 ,output logic[3:0] out1);
assign out1[0] = \simin1 & \simin0;
assign out1[1] = \simin1 & in0;
assign out1[2] = in1 & \simin0;
assign out1[3] = in1 & in0;
endmodule
module mux4_1( input logic d0, d1, d2, d3, s0, s1, output logic y);
  assign y = s1 ? (s0 ? d3: d2): (s0 ? d1: d0);
endmodule
module Func_Blue(input logic SA, SB, input logic [2:0] state, output logic[2:0] nextstate);
logic [3:0] n3;
logic [7:0]n1, n2, n4;
decoder3_8 s2next(~state[2], state[1], state[0], n4);
decoder2 4 s1next(state[1], state[0], n3);
decoder3_8 s0next(state[2], state[0],SA, n1);
decoder3_8 s0next2(state[2], state[0],SB , n2);
decoder2_4 s0next3(state[1], state[0], n3);
assign nextstate[0] = n1[0] \mid n2[4] \mid n3[2];
assign nextstate[1] = n3[1] \mid n3[2];
assign nextstate[2] = n4[0] |n4[1]| n4[2] |n4[7];
endmodule
module Func_Green(input logic[2:0] current_state, output logic [1:0] LA, LB);
mux4_1 la0module(current_state[0],0,0, current_state[0], current_state[1],current_state[2],
LA[0]);
```

```
mux4_1 la1module(0, 1, 1, ~current_state[0], current_state[1], current_state[2], LA[1]);
mux4_1 lb0module(0,current_state[0], current_state[0], 0, current_state[1], current_state[2],
LB[0]);
mux4_1 lb1module(1, ~current_state[0], 0, 1, current_state[1], current_state[2], LB[1]);
endmodule
// Flip-flop D
module dff(
       input clk, rst, d,
       output logic q);
 always@(posedge clk or posedge rst)
   if (rst)
     q \le 0;
   else
     q \le d;
endmodule
module TrafficLightFSM(input logic reset, clk , SA, SB, output logic [2:0] current_state,
               output logic [2:0] next_state, LA3, LB3
                );
//logic [2:0] current_state;
logic [1:0] LA, LB;
//output logic
Func_Blue m2(SA, SB, current_state, next_state);
dff dff0(clk, reset, next_state[0], current_state[0]);
dff dff1(clk, reset, next_state[1], current_state[1]);
dff dff2(clk, reset, next_state[2], current_state[2]);
Func_Green m1(current_state, LA, LB);
assign LA3[2] = \simLA[1] & \simLA[0];
assign LA3[1] = \simLA[1];
assign LA3[0] = 1;
assign LB3[2] = \simLB[1] & \simLB[0];
assign LB3[1] = \simLB[1];
assign LB3[0] = 1;
```

endmodule