Course: CS-223 Digital Design Section 01 Lab 03

Miray Ayerdem 21901987 08/03/2021

Trainer Pack Number: 28?

b) Behavioral SystemVerilog module for 2-to-4 decoder and a testbench for it.


```
module decoder2to4( input logic input1, input0,
            output logic y3, y2, y1, y0);
  assign y3 = input1 & input0;
  assign y2 = input1 & ~input0;
  assign y1 = ~input1 & input0;
  assign y0 = ~input1 & ~input0;
endmodule
module testbench1();
  logic in1, in0;
  logic y3, y2, y1, y0;
  decoder2to4 testbench(in1, in0, y3, y2, y1, y0);
  initial begin
    in1 = 0; in0 = 0; #10;
    in0 = 1; #10;
    in1 = 1; in0 = 0; #10;
    in0 = 1; #10;
  end;
endmodule
```

c) Behavioral SystemVerilog module for 4-to-1 multiplexer.

```
a = 0: b = 0: c = 0: d = 0: s0 = 0: s1 = 1:#10:
a = 0; b = 0; c = 0; d = 0; s0 = 1; s1 = 0;#10;
a = 0; b = 0; c = 0; d = 0; s0 = 1; s1 = 1;#10;
a = 0; b = 0; c = 0; d = 1; s0 = 0; s1 = 0;#10;
a = 0; b = 0; c = 0; d = 1; s0 = 0; s1 = 1;#10;
a = 0; b = 0; c = 0; d = 1; s0 = 1; s1 = 0;#10;
a = 0; b = 0; c = 0; d = 1; s0 = 1; s1 = 1;#10;
a = 0; b = 0; c = 1; d = 0; s0 = 0; s1 = 0;#10;
a = 0; b = 0; c = 1; d = 0; s0 = 0; s1 = 1;#10;
a = 0; b = 0; c = 1; d = 0; s0 = 1; s1 = 0;#10;
a = 0; b = 0; c = 1; d = 0; s0 = 1; s1 = 1;#10;
a = 0; b = 0; c = 1; d = 1; s0 = 0; s1 = 0;#10;
a = 0; b = 0; c = 1; d = 1; s0 = 0; s1 = 1;#10;
a = 0; b = 0; c = 1; d = 1; s0 = 1; s1 = 0;#10;
a = 0; b = 0; c = 1; d = 1; s0 = 1; s1 = 1;#10;
a = 0; b = 1; c = 0; d = 0; s0 = 0; s1 = 0;#10;
a = 0; b = 1; c = 0; d = 0; s0 = 0; s1 = 1;#10;
a = 0; b = 1; c = 0; d = 0; s0 = 1; s1 = 0;#10;
a = 0; b = 1; c = 0; d = 0; s0 = 1; s1 = 1;#10;
a = 0; b = 1; c = 0; d = 1; s0 = 0; s1 = 0;#10;
a = 0; b = 1; c = 0; d = 1; s0 = 0; s1 = 1;#10;
a = 0; b = 1; c = 0; d = 1; s0 = 1; s1 = 0;#10;
a = 0; b = 1; c = 0; d = 1; s0 = 1; s1 = 1;#10;
a = 0; b = 1; c = 1; d = 0; s0 = 0; s1 = 0;#10;
a = 0; b = 1; c = 1; d = 0; s0 = 0; s1 = 1;#10;
a = 0; b = 1; c = 1; d = 0; s0 = 1; s1 = 0;#10;
a = 0; b = 1; c = 1; d = 0; s0 = 1; s1 = 1;#10;
a = 0; b = 1; c = 1; d = 1; s0 = 0; s1 = 0;#10;
a = 0; b = 1; c = 1; d = 1; s0 = 0; s1 = 1;#10;
a = 0; b = 1; c = 1; d = 1; s0 = 1; s1 = 0;#10;
a = 0; b = 1; c = 1; d = 1; s0 = 1; s1 = 1;#10;
a = 1; b = 0; c = 0; d = 0; s0 = 0; s1 = 0;#10;
a = 1; b = 0; c = 0; d = 0; s0 = 0; s1 = 1;#10;
a = 1; b = 0; c = 0; d = 0; s0 = 1; s1 = 0;#10;
a = 1; b = 0; c = 0; d = 0; s0 = 1; s1 = 1;#10;
a = 1; b = 0; c = 0; d = 1; s0 = 0; s1 = 0;#10;
a = 1; b = 0; c = 0; d = 1; s0 = 0; s1 = 1;#10;
a = 1; b = 0; c = 0; d = 1; s0 = 1; s1 = 0;#10;
a = 1; b = 0; c = 0; d = 1; s0 = 1; s1 = 1;#10;
a = 1; b = 0; c = 1; d = 0; s0 = 0; s1 = 0;#10;
a = 1; b = 0; c = 1; d = 0; s0 = 0; s1 = 1;#10;
a = 1; b = 0; c = 1; d = 0; s0 = 1; s1 = 0;#10;
a = 1; b = 0; c = 1; d = 0; s0 = 1; s1 = 1;#10;
a = 1; b = 0; c = 1; d = 1; s0 = 0; s1 = 0;#10;
a = 1; b = 0; c = 1; d = 1; s0 = 0; s1 = 1;#10;
a = 1; b = 0; c = 1; d = 1; s0 = 1; s1 = 0;#10;
a = 1; b = 0; c = 1; d = 1; s0 = 1; s1 = 1;#10;
a = 1; b = 1; c = 0; d = 0; s0 = 0; s1 = 0;#10;
```

```
a = 1; b = 1; c = 0; d = 0; s0 = 0; s1 = 1;#10;
          a = 1; b = 1; c = 0; d = 0; s0 = 1; s1 = 0;#10;
          a = 1; b = 1; c = 0; d = 0; s0 = 1; s1 = 1;#10;
          a = 1; b = 1; c = 0; d = 1; s0 = 0; s1 = 0;#10;
          a = 1; b = 1; c = 0; d = 1; s0 = 0; s1 = 1;#10;
          a = 1; b = 1; c = 0; d = 1; s0 = 1; s1 = 0;#10;
          a = 1; b = 1; c = 0; d = 1; s0 = 1; s1 = 1;#10;
          a = 1; b = 1; c = 1; d = 0; s0 = 0; s1 = 0;#10;
          a = 1; b = 1; c = 1; d = 0; s0 = 0; s1 = 1;#10;
          a = 1; b = 1; c = 1; d = 0; s0 = 1; s1 = 0;#10;
          a = 1; b = 1; c = 1; d = 0; s0 = 1; s1 = 1;#10;
          a = 1; b = 1; c = 1; d = 1; s0 = 0; s1 = 0;#10;
          a = 1; b = 1; c = 1; d = 1; s0 = 0; s1 = 1;#10;
          a = 1; b = 1; c = 1; d = 1; s0 = 1; s1 = 0;#10;
          a = 1; b = 1; c = 1; d = 1; s0 = 1; s1 = 1;#10;
       end;
endmodule
```

d) Schematic (block diagram) and structural System Verilog module of 8-to-1 MUX by using two 4-to-1 MUX modules, two AND gates, an INVERTER, and an OR gate and testbench for it.



module mux8to1(input logic input0, input1, input2, input3, input4, input5, input6, input7, s0, s1, s2, output logic y);


```
logic n0, n1, n2, n3, n4;
mux4to1 mux0(input0, input2, input4, input6, s0, s1, n0);
```

```
mux4to1 mux1(input1, input3, input5, input7, s0, s1, n1);
not(n4, s2);
and( n2, n0, n4);
and(n3, s2, n1);
or( y, n3, n2);
```

endmodule

```
module testbench2();  
logic a, b, c, d, e, f, g, h, s0, s1, s2, y;  
mux8to1 testbench(a, b, c, d, e, f, g, h, s0, s1, s2, y);  
initial begin  
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 0; s1 = 0; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 0; s1 = 0; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 0; s1 = 1; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 0; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 0; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 0; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 0; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 1; e = 0; f = 0; g = 1; h = 1; s0 = 1; s1 = 1; s2 = 1; \#10; 
a = 0; b = 0; c = 1; d = 0; d = 0
```

e) Schematic (block diagram) and SystemVerilog module for F(A,B,C,D)=∑(1,2,5,7,8,9,10,12,15) function, using one 8-to-1 multiplexer and an inverter.



```
module mux8to1min(input logic a, b, c, d, output logic y);
       mux8to1 mux(d, ~d, d, d, 1, ~d, ~d, d, a, b, c, y);
endmodule
module testbench3();
       logic a,b,c,d,y;
       mux8to1min test(a,b,c,d,y);
       initial begin
               a = 0; b = 0; c = 0; d = 0;#10;
               a = 0; b = 0; c = 0; d = 1;#10;
               a = 0; b = 0; c = 1; d = 0;#10;
               a = 0; b = 0; c = 1; d = 1;#10;
               a = 0; b = 1; c = 0; d = 0;#10;
               a = 0; b = 1; c = 0; d = 1;#10;
               a = 0; b = 1; c = 1; d = 0;#10;
               a = 0; b = 1; c = 1; d = 1;#10;
               a = 1; b = 0; c = 0; d = 0;#10;
               a = 1; b = 0; c = 0; d = 1;#10;
               a = 1; b = 0; c = 1; d = 0;#10;
               a = 1; b = 0; c = 1; d = 1;#10;
               a = 1; b = 1; c = 0; d = 0;#10;
               a = 1; b = 1; c = 0; d = 1;#10;
               a = 1; b = 1; c = 1; d = 0;#10;
               a = 1; b = 1; c = 1; d = 1;#10;
       end
endmodule
```