C++HDL Specification

Mike Reznikov

2025-09-10

This document is currently in **draft** status.
Content may change significantly before final approval.

Contents

Introduction

C++HDL is an C++ Hardware Definition Language extension for digital Integrated Circuits development, designed for two purposes:

1. Building a full cycle of digital RTL development and testing using C++ language
2. Allowing extra fast simulation of a blocking-assignments defined RTL

In all operations C++HDL works as a reflection of SystemVerilog model, which means that, on all stages, 100% register-to-register copy of any C++HDL code exists in SystemVerilog domain. This allows live C++HDL to SystemVerilog conversion to

- Connect C++HDL teams to classical verification and testing teams
- Deliver SV RTL to fabrication processes and tools or third-party companies

The main benefits of using C++ for RTL development are in replacing of slow **simulation** with up to 100 times faster compilation and execution and in involvement of a modern language and new people in RTL modelling. Following properties of C++ language listed provide strong foundation for RTL development process:

- Ability to use any of plenty of professional IDEs and tools for development and debugging, supporting huge projects management
- C++ is a one of the most popular and powerful programming languages in the World, having extra wide community
- C++HDL makes many C++ developers accessible for chipmaking industry
- C++ is extrimely fast in compilation and in execution
- It's free and does not require paying for each instance

RTL modelling using C++HDL includes verification and testing, providing all power and speed of C++ language in modelling of digital signalling and digital systems interaction. It allows to make Verification process more simple, flexible, fast, and only containing programming.

C++HDL generates pure SystemVerilog output which mostly a reflection, providing line to line visibility. (it is even possible to apply patches synchronously to both representations of RTL during finalization stages) Generated SystemVerilog files can be frozen at any moment and used as the main source code for next stage of ASIC/FPGA production process.

Who is C++HDL for

- Digital IC development teams (ASIC,IP,libraries,FPGA) - faster development and testing of complex digital designs, free of charge
- Digital IC developers - use modern C++ environment and smart IDEs, powerful C++ debug tools, static analysis and linting
- Software developers who want to deliver hardware and use powerful and modern language with OOP, templates, abstraction, recursion, etc
- CAD/Tool developers (especially AI-coding/training) - 100 times more work cycles per day + C++ is more AI-learned by GPTs
- Talent seekers - involving the most popular programming language speakers into variety of modern projects

Limitations

- C++HDL supports only digital design components, written using blocking assignments
- Currently no multiclock or CDC is supported. Each clock domain should be developed separately

C++HDL is intended to bring ease and speed in development of various digital circuits like controllers, multiplexors, cache and memory functions, mathematics functions, digital data processing, transmitting circuits, etc.

Requirements

C++HDL is delivered in two parts:

- C++ headers which contain definitions of C++HDL datatypes
- Conversion/linter tool which provides C++HDL to SystemVerilog conversion

Since C++HDL works as a reflection of SystemVerilog RTL model, strong understanding of SystemVerilog modelling techniques is required, in particular:

- Synchronous logic digital circuits
- Blocking and non-bloching assignments
- Combinational logic digital circuits
- Structures, packages, packed and non-packed arrays

C++HDL syntax

C++HDL source file can be written as an .h header or a .cpp object file. Each header file should describe a module or auxiliary information like datatypes, constants, inline functions definitions, etc.

C++HDL provides ability of using of C++ structures and own data types in order to build comfortable and harmonious ecosystem for the project development. All types and constants will be translated into SystemVerilog datatypes during conversion process.

The following example is provided to show appropriate usage of C++ defines and structures in C++HDL.

```
#pragma once

#include "cpphdl.h"
#include "PrjConfig.h"

using namespace cpphdl;

#define    CMD_IDLE    0
#define    CMD_RESET   1
#define    CMD_CONFIG  2

struct CmdConfig
{
    uint8_t cmd_id;
    uint8_t units:6;
    uint8_t flags:2;
    uint16_t address;
}__PACKED;
static_assert (sizeof(CmdConfig) == 4, "struct CmdConfig size is not correct");
```

Module description format

Module is defined by C++ class, based on cpphdl::Module, which includes:

1. Private zone with variables, registers and nested modules
2. Public zone with I/O ports definitions and *connect()* function body
3. *work()*, *strobe()* and combinational functions bodies

In the following block of code the simple FIFO RTL model description using C++HDL is provided as an example:

```
#pragma once

```

```cpp
#include "cpphdl.h"
#include "PrjConfig.h"
#include "Memory.h"

using namespace cpphdl;

template<size_t FIFO_WIDTH_BYTES, size_t FIFO_DEPTH>
class Fifo: public Model
{
    Memory<FIFO_WIDTH_BYTES,FIFO_DEPTH> mem;

    u1 full_comb;
    u1 empty_comb;

    reg<u<clog2(FIFO_DEPTH)>> wp_reg;
    reg<u<clog2(FIFO_DEPTH)>> rp_reg;
    reg<u1> full_reg;
    reg<u1> afull_reg;

    size_t i;

public:
    logic<FIFO_WIDTH_BYTES*8> *data_in   = nullptr;
    bool                      *write_in  = nullptr;
    logic<FIFO_WIDTH_BYTES*8> *data_out  = mem.data_out;
    bool                      *read_in   = nullptr;
    bool                      *empty_out = &empty_comb;
    bool                      *full_out  = &full_comb;
    bool                      *clear_in  = nullptr;
    bool                      *afull_out = &afull_reg;

    void connect()
    {
        mem.data_in = data_in;
        mem.write_in = write_in;
        mem.write_addr_in = &wp_reg;
        mem.read_in = read_in;
        mem.read_addr_in = &rp_reg;
        mem.connect();

        mem.__inst_name = __inst_name + "/mem";
    }

    bool full_comb_func()
    {
        full_comb = (wp_reg.next == rp_reg.next) && full_reg.next;
        return full_comb;
    }

    bool empty_comb_func()
    {
        empty_comb = (wp_reg.next == rp_reg.next) && !full_reg.next;
        return empty_comb;
    }
```

```
57
58      void work(bool clk, bool reset)
59      {
60          if (!clk) return;
61          mem.work(clk, reset);
62
63          if (reset) {
64              wp_reg.clr();
65              rp_reg.clr();
66              full_reg.clr();
67              afull_reg.clr();
68              return;
69          }
70
71          if (*read_in) {
72
73              if (empty_comb_func()) {
74                  printf("%s: reading from an empty fifo\n", __inst_name.c_str());
75                  exit(1);
76              }
77              if (!empty_comb_func()) {
78                  rp_reg.next = rp_reg + 1;
79              }
80              if (!*write_in) {
81                  full_reg.next = 0;
82              }
83          }
84
85          if (*write_in) {
86
87              if (full_comb_func()) {
88                  printf("%s: writing to a full fifo\n", __inst_name.c_str());
89                  exit(1);
90              }
91              if (!full_comb_func()) {
92                  wp_reg.next = wp_reg + 1;
93              }
94              if (wp_reg.next == rp_reg.next) {
95                  full_reg.next = 1;
96              }
97          }
98
99          if (*clear_in) {
100             wp_reg.next = 0;
101             rp_reg.next = 0;
102             full_reg.next = 0;
103         }
104
105         afull_reg.next = full_reg
106             (wp_reg >= rp_reg ?
107                 wp_reg - rp_reg :
108                 FIFO_DEPTH - rp_reg + wp_reg) >= FIFO_DEPTH/2;
109     }
110
```

```
111     void strobe()
112     {
113         mem.strobe();
114         wp_reg.strobe();
115         rp_reg.strobe();
116         full_reg.strobe();
117         afull_reg.strobe();
118     }
119 
120     void comb()
121     {
122         mem.comb();
123         mem.data_out_comb_func();
124     }
125 };
```

- Module class definition can use template parameters
- It is allowed to use integrated C++ types like bool, unsigned, unsigned long, etc in all places except reg<>
- Each of *connect()*, *work()*, *strobe()* and *comb()* functions should call corresponding functions of nested modules
- Only *reg_name.next* value can be changed in all places except reset. Both reg and *reg.next* values can be used on right side of expressions
- During reset *.clr()* and *.set(val)* methods are used to set up both current and next register's values
- *[f]printf()*, *std::print*, *$write()*, *exit()* functions are converted to their SV synonyms and parameters are changed appropriately

Input/output ports

Ports are basically pointers in C++HDL. It allows instant value update on change. For combinational variables change *name_comb_func()* call is required. This topic will be discussed in corresponding chapter.

The following naming convention is used for input/output ports:

- port_in or obj_port_in - generic input port name
- port_out or obj_port_out - generic output port name

It is recommended to initialize all ports pointers right away in class description. All output ports should take address of particular registers/variables of the module or it's nested instances. All input ports should be assigned *nullptr* value to make uninitialization visible.

Since pointers are used to connect ports, any pair of connected ports must have similar variable types or variable sizes in bytes.

Any port size is multiple of 8 bit. There is no way to use less size of a variable in C++. Size reduction happens after SystemVerilog conversion and uses one of the following ways:

- Standalone types of <8bit size (like reg<u1>) are translated to corresponding SystemVerilog types (like logic[0:0])
- Structs should be packed and can have integral-type fields of any bit size (not more than maximum possible size in C++ each)
- Composite types (structs with non-integral types) align their subtypes size to 8 bit. Unused bits should be removed after SV generation and during optimization.

NOTE! To build a complex bus joint point between C++HDL module with third-party SV module, use packed *structs* to achieve proper <8bit fields placing.

Clock and reset

The only one clock is used currently, named *clk*. Reset is the main *reset* parameter to work function.

Variables list

Variables are module class members and can be of 3 types:

- **registers**
- **combinational**
- **temporary**

Registers are of type reg<TYPE> and contain value, updated on strobing clock edge. To access next value of a register the *reg_name.next* property is used. It is recommended to give register names with a *reg* suffix in case when register is used as output port or in parent modules.

- Registers can carry structs, arrays, and single values.
- Combinational variable can be of any type.
- Declaration of variables inside methods is prohibited.

Connect method

Method *connect()* is used to assign nested instance's inputs to data sources in the module and backwards.

Work method

Work method can make any changes to registers and temporary variables. Only *.next* value of registers should be changed directly.

- Work method can call other methods to make code well-structured.
- Methods with return value become functions SystemVerilog, methods with void return become tasks in Verilog.
- It is possible to change registers only from void methods.
- Methods can take references to registers as parameters.

Strobe method

Strobe function should contain all registers of the module and call .strobe() functions for them. Also strobe() should be called for each of nested instances of the class. Forgotten registers will be reported by *cpphdl* tool.

Comb method

In brief: *cpphdl* tool checks combinational dependencies and gives advices how to fix them.

Combinational functions declaration is the most complicated part of the RTL development process because of lots of ambiguity in behavior of generic combinational logic circuits. Their evaluation happens directly during the line execution in simulation, and after synthesis RTL should repeat same behavior. Combinational functions can be defined stanalone and being connected to each other. This possibility makes a variety of complex logic circuits achievable, including loops and oscillators. SystemVerilog RTL development process has a number of rules to avoid loops and overcomplicated combinational circuits (google it), C++HDL inherits same rule set. C++HDL uses only blocking assignments as coding technique (as well as other programming languages).

Since SystemVerilog simulation (and synthesis) refreshes all combinational function values after each line of blocking assignments, to achieve same behavior, all C++HDL combinational functions should operate register's *.next* values and be called each time when they are used inside an owner module. Third module function insertion in the middle of two module's combinational chain is prohibited.

C++HDL simulation is only capable of runninng a limited number of combinational functions from input A to output B, making loops and oscillators impossible.

Basically, in C++HDL, each standalone combinational function should be represented by a C++ method with a *comb_func()* suffix and an output variable with a *comb* suffix, always accesible by an address. All module's combinational functions should be executed by a main *comb()* function, which is always called after full system strobing or reset. All nested instance's *comb()* functions should be called at the same place.

More combinational functions complexity follows from the two additional circumstances:

1. Often the only one specific order of their execution provides right calculation of an output during simulation (bacause of cross-dependencies)
2. Combinational functions from different modules can be connected together and make combinational circuit to be intermodular

This two possible complexities are handled in C++HDL with the following two rules of combinational logic development:

1. At the beginning of design iteration, developer is responsible for minimization of combinational logic complexity, especially cross module's borders
2. C++HDL conversion tool builds combinational function's dependencies tree and checks the order of functions calling, suggesting the right order or calls

In conclusion of the most important chapter of this specification, the note should be made, that everything said above is also a permament headache of many of RTL developers. Such signalling techniques as "valid/ready" may require intermodule combinational signalling, which lead to a necessity of combinational function definition. Sometimes it happens to make loop or oscillator by mistake.

Data types

To repeat SystemVerilog behavior C++HDL implements a number of basic data types, responding to a specific SystemVerilog datatype each. Currently the list of C++HDL datatypes includes:

- *logic<WIDTH>* - any width variable, optimized for bit-access
- *u<WIDTH>*, u1, u8, u16, u32, u64 - unsigned variables
- *s<WIDTH>*, s1, s8, s16, s32, s64 - signed variables (reserved but not implemented because of lack of demand and examples)
- *reg<TYPE>* - register definition, works only with C++HDL types or any structs
- *array<TYPE,SIZE>* - variable, optimized for large arrays access and changing by elements
- *memory<TYPE,SIZE>* - special registered container implementing optimal memory access with strobing

logic<WIDTH>

logic<> is the basic type of C++HDL toolchain, representing SystemVerilog type logic. It is universal and can be of any width and can be used as standalone variable or inside reg<> construction.

Example of usage as variable:

```
logic<MEM_WIDTH_BYTES*8> data_out_comb;
```

Example of usage as port:

```
logic<MEM_WIDTH_BYTES*8> *data_in = nullptr;
```

logic<> type provides read/write access to particular bits using *operator[]* and to partial bitmap using method *.bits(hi,lo)*:

```
buffer1_byteenable.next[addr_sub+i] = 1;
host_addr.bits(39,32) = *s_writedata_in >> 32;
```

u<WIDTH>

u<> is a basic unsigned value of variable size which supports all math operators and castable to a logic<> variable. Despite *u*<> can be of any size, it supports maximum 64-bit math. Example of *u*<> usage:

```
u<STEPS_SIZE> cmd_steps;
```

u1, u8, u16, u32, u64

u1, *u8*, *u16*, *u32*, *u64* are aliaces for *u<1>*, *u<8>*, *u<16>*, *u<32>* and *u<64>* respectively.

reg<TYPE>

reg<> template is intended to make variable to be a register. It adds *.next* property to be changed in a *work()* function as well as .strobe() method which synchronizes current value with next. It should not be used as port definition, but it can provide data to a port. Examples of reg<> usage are provided below:

```
reg<State> state;
reg<u16> size;
reg<array<u8,WIDTH/8>> buffer1;
reg<logic<WIDTH/8>> buffer1_byteenable;
```

```
state_struct.next.steps = state_struct.steps - 1;
if (state_struct.steps == 0) {
    state_struct.next.steps = 255;
}

size.next = 0xFFFF;

buffer1.next |= buffer1_precalc;

buffer1_byteenable.next[i] = buffer2_byteenable[i];

mask.next.bits((i+1)*32-1,i*32) = 0;
```

array<SIZE>

array<> type is used for storing a vector of similar types. It can be used with reg<> template.

```
array<u8,WIDTH/8>* avmm_writedata_out = &buffer1;
```

memory<TYPE,SIZE>

The *memory*<> type is developed for optimal performance of access to registered memory with ability to change one word at a clock cycle. It cant be used as a port. It uses *apply()* method for strobing data. The following example shows how memory<> type should be used to organize simple memory with one read and one write port.

```
#pragma once

#include "cpphdl.h"
#include "PrjConfig.h"

using namespace cpphdl;

template<size_t MEM_WIDTH_BYTES, size_t MEM_DEPTH>
class Memory: public Module
{
    logic<MEM_WIDTH_BYTES*8> data_out_comb;
    memory<u8,MEM_WIDTH_BYTES,MEM_DEPTH> buffer;

    size_t i;

public:
    u<clog2(MEM_DEPTH)>*      write_addr_in = nullptr;
    logic<MEM_WIDTH_BYTES*8>* data_in       = nullptr;
    bool*                     write_in      = nullptr;
```

```
20      u<clog2(MEM_DEPTH)>*      read_addr_in  = nullptr;
21      logic<MEM_WIDTH_BYTES*8>* data_out      = &data_out_comb;
22      bool*                     read_in       = nullptr;
23
24      void connect() {}
25
26      void data_out_comb_func()
27      {
28          data_out_comb = buffer[*read_addr_in];
29      }
30
31      void work(bool clk, bool reset)
32      {
33          if (!clk) return;
34
35          if (*write_in) {
36              buffer[*write_addr_in] = *data_in;
37          }
38      }
39
40      void strobe()
41      {
42          buffer.apply();
43      }
44
45      void comb()
46      {
47          data_out_comb_func();
48      }
49  };
```

C++HDL SV Conversion tool

The main purposes of *cpphdl* tool is to

- Provide conversion of C++HDL code to SystemVerilog models
- Check dependencies in combinational chains and forgotten strobe calls in C++HDL source code

Structures

- Each structure or union is converted into SystemVerilog package in a separate file
- The order of fields is reversed due to differences between C++ and SystemVerilog
- Anonymous structures and unions declared inside other structures get ‘anon’ name substitution

Templates

- During conversion cpphdl uses Module class template parameters as SystemVerilog module parameters, if they are numerical
- cpphdl creates separate SV module per each instantiated combination of data types used as template parameters

Syntax

The *generated* folder is created after *cpphdl* call, containing .sv files. The syntax of *cpphdl* tool is the following:

```
cpphdl <source.h> <source.cpp> ... [compilation parameters]
```

The cpphdl tool is based on llvm clang and supports all usual C++ command line parameters.