

CppHDL Specification

Mike Reznikov

2026-08-21

This document is currently in **draft** status.
Content may change significantly before final approval.

Contents

Mapping of SystemVerilog Expressions to C++	4
Introduction	6
Who is CppHDL for	8
What is the difference from other C++ to Verilog products	8
Limitations	8
Requirements	8
CppHDL syntax	10
Module description format	10
Input/output ports	12
Clock and reset	12
Variables list	13
Connect method	13
Work method	13
Strobe method	14
Comb methods	14
Data types	14
RTL index widths	15
logic<WIDTH>	15
u<WIDTH>	16
Cat{...}	16
u1, u8, u16, u32, u64	17
reg<TYPE>	17
array<COUNT, TYPE, PACKED>	18
memory<TYPE, ROW_SIZE, DEPTH>	18
Interfaces	20
Clock Domain Crossing (CDC)	23
Declaring clock domains	23
Clock process methods	23
Register and memory ownership	26

Reset ownership and sequencing	26
Native and Verilator simulation	27
CDC implementation patterns	28
Covered CDC Features	28
Current Limits	29
Asynchronous Reset	30
VCD dumping	30
CppHDL SV Conversion tool	33
Structures	33
Templates	36
References	37
Syntax	37
Annotations	37
CPPHDL_REPLACEMENT	37

Mapping of SystemVerilog Expressions to C++

CppHDL code should be read as a direct C++ mapping of synthesizable SystemVerilog RTL. Continuous assignments and module port connections are declared in port member initializers or written in the `_assign()` section. This connection setup runs only once, before the work cycle starts, and binds C++ lambdas that are used later during simulation and SystemVerilog generation. The `_ASSIGNxxx()` macros are only allowed in those static connection contexts.

SystemVerilog (assignments inside a module with 32-bit `out` and one-bit `valid_out` ports):

```
1 assign out = a_in + b_in;
2 assign valid_out = valid_reg;
```

CppHDL:

```
1 _PORT(u<32>) out = _ASSIGN(a_in() + b_in());
2 _PORT(bool) valid_out;
3
4 void _assign()
5 {
6     valid_out = _ASSIGN_REG(valid_reg);
7 }
```

Use `_ASSIGN(expr)` for expressions. Use `_ASSIGN_REG(reg_or_signal)` for direct storage bindings such as registers, logic values, memories, or ports whose final object reference is enough. Use `_ASSIGN_COMB(comb_func())` when assigning the result of a CppHDL combinational function. Both reference-binding macros take the address of an lvalue; do not pass a temporary, cast result, or by-value function call. `_ASSIGN_COMB()` invokes the comb chain on the first port read in a new `_system_clock` epoch and reuses the cached reference on later reads. For loop-indexed assignments use `_ASSIGN_I`, `_ASSIGN_REG_I`, `_ASSIGN_COMB_I`, or the indexed forms such as `_ASSIGN_INDEXED((i,j,k), expr)` and `_ASSIGN_REG_INDEXED((i,j,k), object[i][j][k])`.

In the default single-clock flow, positive-edge sequential logic maps into `_work(bool reset)` and `_strobe()`. Negative-edge logic uses `_work_neg(bool reset)` and `_strobe_neg()`. Work methods compute next register values and may contain logic that would be split across several SystemVerilog `always_ff` blocks on the same edge. Multi-clock designs use named work/strobe pairs per clock and edge, as described in the Clock Domain Crossing chapter.

SystemVerilog:

```
1 always_ff @(posedge clk) begin
```

```

2     if (reset) count_reg <= '0;
3     else if (enable_in) count_reg <= count_reg + 1;
4 end
5
6 always_ff @(posedge clk) begin
7     if (reset) valid_reg <= 1'b0;
8     else valid_reg <= enable_in;
9 end

```

CppHDL:

```

1 reg<u<8>> count_reg;
2 reg<u1> valid_reg;
3
4 void _work(bool reset)
5 {
6     if (reset) {
7         count_reg._next = 0;
8         valid_reg._next = 0;
9     }
10    else {
11        if (enable_in()) {
12            count_reg._next = count_reg + u<8>(1);
13        }
14        valid_reg._next = enable_in();
15    }
16 }

```

SystemVerilog `always_comb` blocks map to CppHDL combinational functions, usually named `*_comb_func()`. They calculate temporary combinational values from current inputs and current register values. The usual style is to store the result in a member variable and return it by reference, as shown in the root examples.

SystemVerilog:

```

1 always_comb begin
2     hit = valid && tag == req_tag;
3     read_data = hit ? line[word] : '0;
4 end

```

CppHDL:

```

1 bool hit_comb;
2 bool& hit_comb_func()
3 {
4     hit_comb = valid_reg && tag_reg == req_tag_in();

```

```

5     return hit_comb;
6 }
7
8 u<32> read_data_comb;
9 u<32>& read_data_comb_func()
10 {
11     read_data_comb = hit_comb_func() ? line_reg[word_in()] : u<32>(0);
12     return read_data_comb;
13 }

```

CppHDL commits registers and memories in the mandatory `_strobe()` method. The testbench calls the top-level `_strobe()` after work evaluation, and each parent explicitly calls its children's strobe methods. Register `.strobe()` calls and memory `.apply()` calls are only allowed in a strobe method, not in `_assign()`, a work method, or comb functions. Multi-clock designs use a separate named strobe method for each clock and edge.

```

1 void _strobe()
2 {
3     count_reg.strobe();
4     valid_reg.strobe();
5     member._strobe();
6 }

```

Introduction

CppHDL is a C++ hardware definition language extension for digital integrated circuit development, designed for two purposes:

1. Building a full cycle of digital RTL development and testing using the C++ language
2. Executing cycle-accurate RTL directly as native C++, with explicit next-state computation and register commits

Synthesizable CppHDL describes register-to-register logic that maps to SystemVerilog. Earlier behavioral C++ sketches need not be synthesizable; they must be refined into supported RTL constructs before conversion. This live CppHDL to SystemVerilog conversion makes it possible to

- Connect CppHDL teams to classical verification and testing teams
- Deliver SV RTL to fabrication processes and tools or third-party companies

The main benefits of using C++ for RTL development are replacing slow **simulation** with native compilation and execution, while using a modern language that is accessible to more developers. The following properties of the C++ language provide a strong foundation for the RTL development process:

- Ability to use many professional IDEs and tools for development and debugging, including support for large project management
- C++ is one of the most popular and powerful programming languages in the world, with an extremely wide community
- C++ is precisely understood language by modern AI models and extremely useful in both rapid hardware verification and development
- CppHDL makes many of C++ developers accessible for chipmaking industry
- C++ is extremely fast in compilation and execution
- It is free and does not require paying for instances
- **Build large, complex multithreaded or cluster-based RTL simulations.** Use C++ threading and communication libraries to distribute model instances or independent test runs across CPU cores and machines. For connected models, the simulation framework must coordinate data exchange and simulation time.
- **Prototype behavior first, then refine it into RTL.** Start with a non-synthesizable C++ sketch: use function calls as connections and pass objects, complete transactions, or memory buffers, as in transaction-level modeling (TLM). Simulate behavior before defining individual wires and registers, then replace behavioral operations step by step with clocked, register-to-register logic. Keep the sketch as a reference for tests. This refinement is a design task, not automatic RTL conversion.

RTL modeling using CppHDL includes verification and testing, providing the power and speed of the C++ language for modeling digital signaling and digital system interaction. It makes the verification process simpler, more flexible, faster, and purely programmatic.

CppHDL generates pure SystemVerilog output that is mostly a reflection of the C++ source, providing line-to-line visibility. It is even possible to apply patches synchronously to both RTL representations during finalization. Generated SystemVerilog files can be frozen at any moment and used as the main source code for the next stage of the ASIC/FPGA production process.

Who is CppHDL for

- IC development AI Agent's shepherds (agent does 100 times more iterations per day and understands C++ language better)
- Digital IC development teams (ASIC, IP, libraries, FPGA) - for faster development and testing of complex digital designs, free of charge
- Digital IC developers - to use modern C++ environments and smart IDEs, powerful C++ debug tools, static analysis, and linting
- Software developers who want to deliver hardware and use a powerful modern language with OOP, templates, abstraction, recursion, etc.
- CAD/tool developers (especially AI-coding/training) - 100 times more work cycles per day, with C++ being better learned by GPTs
- Talent seekers - involving speakers of a popular programming language in a variety of modern projects

What is the difference from other C++ to Verilog products

- CppHDL is not HLS; it is a representation of SystemVerilog, register to register and clock to clock, completely repeating model behavior line by line
- A CppHDL module is a simple single-process activity without waits for synchronization, notifications, `yield()`, streams, or cooperative multitasking

Limitations

- CppHDL models digital RTL with ordinary C++ statements. Register writes use `._next` and are committed by `.strobe()`; memory writes are deferred until `.apply()`. Arbitrary event-driven SystemVerilog processes and delays are not C++ syntax.
- Multi-clock RTL and common digital CDC structures are supported, but analog behavior, physical implementation, and timing constraints require external CDC and implementation tools
- Timing- or power-critical sections should be isolated at the architectural level

CppHDL is intended to bring ease and speed to the development of various digital circuits such as controllers, multiplexers, cache and memory functions, mathematical functions, digital data processing, transmitting circuits, etc.

Requirements

CppHDL is delivered in two parts:

- C++ headers that contain definitions of CppHDL datatypes
- A conversion/linter tool that provides CppHDL to SystemVerilog conversion

Since CppHDL works as a reflection of the SystemVerilog RTL model, a strong understanding of SystemVerilog modeling techniques is required, in particular:

- Synchronous logic digital circuits
- Blocking and non-blocking assignments
- Combinational logic digital circuits
- Structures, packages, packed arrays, and unpacked arrays

CppHDL syntax

A CppHDL source file can be written as an `.h` header or a `.cpp` object file. Each header file should describe a module or auxiliary information such as datatypes, constants, interfaces, inline function definitions, etc.

CppHDL provides the ability to use C++ structures and custom datatypes in order to build a comfortable and consistent ecosystem for project development. All types and constants are translated into SystemVerilog datatypes during the conversion process.

The following example shows appropriate usage of C++ defines and structures in CppHDL.

```
1  #pragma once
2
3  #include "cpphdl.h"
4
5  using namespace cpphdl;
6
7  #define    CMD_IDLE    0
8  #define    CMD_RESET   1
9  #define    CMD_CONFIG  2
10
11 struct CmdConfig
12 {
13     uint8_t cmd_id;
14     uint8_t units:6;
15     uint8_t flags:2;
16     uint16_t address;
17 }__PACKED;
18 static_assert (sizeof(CmdConfig) == 4, "struct CmdConfig size is not correct");
```

Module description format

Module definition is a C++ class with `cpphdl::Module` base, which includes:

1. Optional private zone with nested modules
2. Public zone with I/O ports definitions and `__assign()` function body
3. Optional private zone for registers and variables
4. Public zone with `__work(reset)`, `__strobe()`, `__work_neg(reset)`, `__strobe_neg()` and combinational functions bodies

This complete one-register pipeline stage illustrates the module hooks. The state is updated only when enabled and remains unchanged otherwise. Larger FIFO and memory examples are in `examples/basic/`.

```
1  #pragma once
```

```

2  #include <cpphdl.h>
3
4  using namespace cpphdl;
5
6  template<size_t WIDTH>
7  class PipelineStage : public Module
8  {
9      reg<logic<WIDTH>> data_reg;
10
11  public:
12      _PORT(logic<WIDTH>) data_in;
13      _PORT(bool) enable_in;
14      _PORT(logic<WIDTH>) data_out = _ASSIGN_REG(data_reg);
15
16      void _assign() {}
17
18      void _work(bool reset)
19      {
20          if (reset) {
21              data_reg._next = 0;
22          }
23          else if (enable_in()) {
24              data_reg._next = data_in();
25          }
26      }
27
28      void _strobe()
29      {
30          data_reg.strobe();
31      }
32  };

```

- A module class definition can use template parameters
- Built-in C++ types such as `bool`, `unsigned`, `unsigned long`, etc. are allowed in all places except `reg<>`
- Parents must propagate work and strobe calls to immediate children, including during reset. Call child `_assign()` methods during binding setup, or use `assignIf()` for interface connections; it invokes the required endpoint binding hooks.
- Only the `reg_name._next` value can be changed outside reset. Both `reg` and `reg._next` values can be used on the right side of expressions
- Reset can assign `reg._next = value` and commit it with `.strobe()`, like any other register write. `.clr()` and `.set(value)` instead modify both current and next values immediately in native C++; restrict those methods to explicit initialization/reset handling.
- Supported `printf/fprintf`, `std::print`, and `exit` calls are mapped to SystemVerilog simulation tasks. These are diagnostics, not synthesized hardware. Use ordinary C++

calls in C++ source, not SystemVerilog `$write` syntax. `std::print` requires library support; C++17 users should use `printf` or streams in the testbench.

Input/output ports

All ports are `cpphdl::function_ref<data_type>` objects, declared through `_PORT(data_type)`. A port stores either a value-producing expression or a reference-producing binding and caches the resolved value for the current `_system_clock`. The normal implementation uses `std::function` internally for these bindings. The public port API remains `function_ref`, and evaluations are cached per `_system_clock` epoch rather than performed on every read.

- Macro `_PORT( data_type )` allows simple port declaration.
- Macro `_ASSIGN( any_cpp_expression )` represents a Verilog assign expression. The return type can be cast, and the compiler checks the lambda return type.
- Macro `_ASSIGN_REG( member_or_signal )` is a fast replacement for `_ASSIGN()` when the value is a persistent variable in the class.
- Macro `_ASSIGN_COMB( comb_func() )` is used for combinational functions that return a reference to a persistent result variable.

The following naming convention is used for input/output ports (use `_in` ending or `_out` ending):

- `port_in` or `obj_port_in` - generic input port name
- `port_out` or `obj_port_out` - generic output port name
- or longer name, ending with `_in` or `_out`

It is recommended to initialize all output ports directly in the class description when possible. In more complex situations, it is recommended to initialize output ports in a special `_assign()` function. Input ports can be assigned an explicit `_ASSIGN(0)` tie-off when the surrounding native simulation does not provide a source.

NOTE! To build a complex bus interface between a CppHDL module and a third-party SV module, use packed *structs* to achieve proper <8bit fields packing.

Clock and reset

The default flow uses one clock named `clk`. Multi-clock designs declare a primary clock and one or more secondary clocks on the `cpphdl` command line. Each declared clock becomes a module port. With only one named primary clock, legacy `_work(bool reset)` and `_strobe()` names remain; two or more clocks require named `work/strobe` methods. Reset

is the main *reset* parameter of each work function. Named multi-clock processes support synchronous reset and active-high asynchronous reset assertion. Asynchronous-reset method naming, ownership, and release requirements are described in the Clock Domain Crossing chapter.

Variables list

Variables are module class members and can be of one of 3 types:

- **registers**
- **combinational**
- **temporary**

Registers are of type **reg<TYPE>** and contain value, updated on strobing clock edge. To access next value of a register the *reg_name.__next* property is used. It is recommended to give register names with a *reg* suffix in case when register is used as output port or in parent modules.

- Registers can carry class/struct types, including CppHDL scalars and arrays. Because **reg<T>** inherits from **T**, native scalars such as **uint32_t** are not valid register base types; use **u32** or **logic<32>**.
- Combinational variable can be of any type.
- Variables can be declared inside methods/functions, but declarations are allowed only at the very beginning of the method/function, as in C.

Connect method

The *__assign()* method is used to assign nested instance inputs to data sources in the module and back again.

Work method

The work method can make changes to registers and temporary variables. Only *__next* values of registers should be changed during normal work. Prefer **if (reset) { ... } else { ... }** to early returns, and ensure child work methods also execute during reset.

- Work method can call other methods to make code well-structured.
- Methods with return values become SystemVerilog functions; methods with **void** return become Verilog tasks.
- It is possible to change registers only from void methods.
- Methods can take references to registers as parameters.

Strobe method

The strobe function should contain all registers of the module and call `.strobe()` functions for them. Also, `_strobe()` should be called for each nested instance of the class. Forgotten registers will be reported by *cpphdl* tool. In a multi-clock design, each register or memory must be committed by exactly one clock-and-edge-specific strobe method.

Comb methods

Combinational methods represent Verilog combinational logic functions. All combinational methods should comply with the following requirements:

- Use the `*_comb_func()` naming convention for combinational methods.
- A corresponding variable should be defined in the module class: `var_name_comb`
- The combinational function should calculate and assign a value to the `var_name_comb` variable, then return a reference to it
- Ordinary comb methods execute on each direct call. `_LAZY_COMB(name_comb, TYPE)` declares result storage and a `name_comb_func()` method cached per `_system_clock` epoch.
- Compute dependencies by calling their comb methods, not by reading another comb's stored result or calling a separate preparation function.
- Assign the complete result on every path. Default-constructed signals and local values are not implicitly zeroed.
- **NOTE!** Define `long _system_clock = -1;` once in the native testbench. Increment it before the first evaluation, after input changes, and after committing state before observing outputs. It is a cache epoch, not a hardware clock count; keep a separate cycle counter. See `best_practice.md` for a complete tick example.

It will be converted to a corresponding SystemVerilog variable and `always_comb` block during conversion.

It is important to avoid loops in combinational function call chains.

Data types

To repeat SystemVerilog behavior, CppHDL implements a number of basic data types, each corresponding to a specific SystemVerilog datatype. Currently, the list of CppHDL datatypes includes:

- `logic<WIDTH>` - any width variable, optimized for bit-access
- `u<WIDTH>`, `u1`, `u8`, `u16`, `u32`, `u64` - unsigned variables
- `i8`, `i16`, `i32`, `i64` - fixed-width signed native aliases
- `reg<TYPE>` - register definition, works only with CppHDL types or any structs

- `array<COUNT,TYPE,PACKED=false>` - fixed-size packed or unpacked array
- `array2D`, `array3D`, `array4D` - multidimensional array aliases
- `memory<TYPE,ROW_SIZE,DEPTH>` - deferred-write memory container committed by `apply()`
- `Cat{...}` - concatenation helper that maps to SystemVerilog `{...}` expressions

RTL index widths

Indexes and loop variables that are converted into RTL must not be 64-bit. Some synthesis and RTL-processing tools cannot reliably elaborate 64-bit array selectors and may report width errors, fail optimization, or terminate with an internal error. Use `uint32_t`, a narrower native unsigned type, or an explicitly sized CppHDL type such as `u<WIDTH>` according to the required index range. In particular, do not use `size_t` for synthesizable array indexes or loop variables on 64-bit hosts. `size_t` remains appropriate for compile-time template parameters and other C++ elaboration-only values that do not become RTL signals.

`logic<WIDTH>`

`logic<>` is the basic type of the CppHDL toolchain, representing the SystemVerilog `logic` type. It is universal, can be of any width, and can be used as a standalone variable or inside a `reg<>` construction.

Example usage as a variable:

```
1 logic<MEM_WIDTH_BYTES*8> data_out_comb;
```

Example usage as a port:

```
1 _PORT(logic<MEM_WIDTH_BYTES*8>) data_in;
```

The `logic<>` type provides read/write access to individual bits using *operator[]* and to partial bitmaps using the `.bits(hi,lo)` method:

```
1 buffer1_byteenable._next[addr_sub+i] = 1;
2 host_addr.bits(39,32) = s_writedata_in() >> 32;
```

The `.bits(hi,lo)` arguments can be expressions, so indexed slices such as `bits(word * 16 + 15, word * 16)` are supported and converted to SystemVerilog indexed part-selects. The slice width must be statically implied by the expression shape: use the same base expression

on both sides plus a constant width, keep `hi >= lo`, and keep the selected range inside the `logic<>` width. Dynamic indexed slices are intended for contiguous read/write fields, not for arbitrary variable-width ranges.

Examples from `tests/datatypes/LogicBitsIndexing.cpp`:

```
1 logic<128> source_comb;
2 logic<16> direct_comb;
3 logic<8> byte_comb;
4
5 direct_comb = source_comb.bits(word * 16 + 15, word * 16);
6 byte_comb = source_comb.bits(word * 8 + 7, word * 8);
```

Writing indexed slices is supported as well:

```
1 logic<128> edited_comb;
2
3 edited_comb.bits(word * 16 + 15, word * 16) =
4     logic<16>((uint64_t)seed_in() ^ 0x55aa);
5
6 edited_comb.bits((word + 1) * 16 + 15, (word + 1) * 16) =
7     logic<16>((uint64_t)seed_in() ^ 0xaa55);
8
9 edited_comb.bits(word * 8 + 7, word * 8) =
10    logic<8>((uint64_t)seed_in() ^ 0x5a);
```

`u<WIDTH>`

`u<>` is a basic unsigned value with a width from 1 through 64 bits. It supports the usual arithmetic and bitwise operators and can be cast to a `logic<>` variable. Example usage of `u<>`:

```
1 u<STEPS_SIZE> cmd_steps;
```

`Cat{...}`

`Cat{...}` builds a packed concatenation from CppHDL values and maps directly to a SystemVerilog concatenation expression. Arguments are placed from high bits to low bits in the same order as SystemVerilog `{a, b, c}`. The result width is inferred from the argument types. Supported operands include `logic<WIDTH>`, `u<WIDTH>`, fixed unsigned aliases such as `u8` and `u32`, and `reg<T>` values whose stored type is supported.

Example assignment to a port:

```

1 u<4> byteenable;
2 u<5> address;
3 u<8> data;
4
5 void _assign()
6 {
7     buffer.valid_in = _ASSIGN(Cat{byteenable, address, data});
8 }

```

This is emitted as a SystemVerilog concatenation:

```

1 assign buffer__valid_in = {byteenable, address, data};

```

The same helper can be used for register next-state assignment:

```

1 reg<logic<17>> packet_reg;
2 reg<u<4>> reg_byteenable;
3 reg<u<5>> reg_address;
4 reg<u<8>> reg_data;
5
6 void _work(bool reset)
7 {
8     packet_reg._next = Cat{reg_byteenable, reg_address, reg_data};
9 }

```

The destination type must be wide enough for the concatenation result. Width mismatches are checked by the C++ type system and by the generated SystemVerilog tools.

u1, u8, u16, u32, u64

u1, *u8*, *u16*, *u32*, and *u64* are fixed-width convenience classes that map to 1-, 8-, 16-, 32-, and 64-bit unsigned RTL values, respectively.

reg<TYPE>

The `reg<>` template is intended to make a variable a register. It adds the `._next` property, which is changed in a `_work()` function, as well as the `.strobe()` method, which synchronizes the current value with the next value. It should not be used as a port definition, but it can provide data to a port. Examples of `reg<>` usage are provided below:

```

1 reg<State> state;
2 reg<u16> size;
3 reg<array<WIDTH/8, u8>> buffer1;
4 reg<logic<WIDTH/8>> buffer1_byteenable;

```

```

1 state_struct._next.steps = state_struct.steps - 1;
2 if (state_struct.steps == 0) {
3     state_struct._next.steps = 255;
4 }
5
6 size._next = 0xFFFF;
7
8 buffer1._next |= buffer1_precalc;
9
10 buffer1_byteenable._next[i] = buffer2_byteenable[i];
11
12 mask._next.bits((i+1)*32-1,i*32) = 0;

```

array<COUNT, TYPE, PACKED>

The `array<>` type stores `COUNT` elements of `TYPE` and can be used with `reg<>`. `PACKED` defaults to `false`; pass `true` when a packed CppHDL representation is required. The `array2D`, `array3D`, and `array4D` aliases take all dimensions first, followed by the element type and optional packed flag.

```

1 reg<array<WIDTH/8, u8>> buffer1;
2 _PORT(array<WIDTH/8, u8>) avmm_writedata_out = _ASSIGN_REG(buffer1);
3
4 array2D<4, 8, u16> matrix;
5 array3D<2, 3, 4, u8, true> packed_volume;

```

The packed flag selects C++ storage behavior; it is not a blanket instruction to emit an unpacked SV declaration. In particular, array fields inside packed struct packages and `_PORT(array<N, TYPE>)` ports are emitted as packed SV dimensions. Native C arrays such as `TYPE values[COUNT]` and `_PORT(TYPE) values_in[COUNT]` express unpacked dimensions for module signals/ports. See `tests/templates/TemplateArrayPortMember.cpp` and `tests/datatypes/ArrayPacked.cpp` / `ArrayUnpacked.cpp` for the supported mappings.

memory<TYPE, ROW_SIZE, DEPTH>

The `memory<>` type stores `DEPTH` rows of `ROW_SIZE` elements of `TYPE`. Assigning a row queues a write; reads see committed storage until `apply()`. The required number of hardware read/write ports depends on the RTL access pattern and the synthesis flow. It cannot be used as a port. It uses the `apply()` method for strobing data. The following example shows how `memory<>` should be used to organize simple memory with one read and one write port.

```

1 #pragma once
2 #include <cpphdl.h>
3

```

```

4 using namespace cpphdl;
5
6 template<size_t MEM_WIDTH_BYTES, size_t MEM_DEPTH, bool SHOWAHEAD = true>
7 class Memory : public Module
8 {
9     static_assert(MEM_WIDTH_BYTES > 0 && MEM_DEPTH > 0, "Invalid memory size");
10    static constexpr size_t ADDR_BITS = MEM_DEPTH <= 1 ? 1 : clog2(MEM_DEPTH);
11    reg<logic<MEM_WIDTH_BYTES * 8>> data_out_reg;
12    memory<u8, MEM_WIDTH_BYTES, MEM_DEPTH> buffer;
13
14 public:
15     _PORT(u<ADDR_BITS>) write_addr_in;
16     _PORT(bool) write_in;
17     _PORT(logic<MEM_WIDTH_BYTES * 8>) write_data_in;
18     _PORT(u<ADDR_BITS>) read_addr_in;
19     _PORT(bool) read_in;
20     _PORT(logic<MEM_WIDTH_BYTES * 8>) read_data_out =
21         _ASSIGN_COMB(data_out_comb_func());
22
23     logic<MEM_WIDTH_BYTES * 8> data_out_comb;
24     logic<MEM_WIDTH_BYTES * 8>& data_out_comb_func()
25     {
26         if (SHOWAHEAD) {
27             data_out_comb = buffer[(uint32_t)read_addr_in()];
28         }
29         else {
30             data_out_comb = data_out_reg;
31         }
32         return data_out_comb;
33     }
34
35     void _assign() {}
36
37     void _work(bool reset)
38     {
39         if (reset) {
40             data_out_reg._next = 0;
41         }
42         else {
43             if (write_in()) {
44                 buffer[(uint32_t)write_addr_in()] = write_data_in();
45             }
46             if (!SHOWAHEAD && read_in()) {
47                 data_out_reg._next = buffer[(uint32_t)read_addr_in()];
48             }
49         }
50     }
51
52     void _strobe()
53     {
54         buffer.apply();
55         data_out_reg.strobe();
56     }

```

57 };

This example resets the output register, not the memory contents. Initialize a row before reading it. The larger memory example in `examples/basic/Memory.cpp` also demonstrates write masks. In registered-read mode, a same-edge read/write observes the old row; in show-ahead mode, the output follows committed memory at the selected address.

Interfaces

Interfaces are special structures which consist of ports of any direction. There is no need for separate “driver” and “responder” interface types: both sides use the same `Interface` type, and the port suffix (`_in` or `_out`) describes signal direction relative to each module. For example, `source_out.valid_in` and `sink_in.valid_in` are both the valid signal driven by the source and consumed by the sink. During SystemVerilog conversion these names are flattened, for example `source_out.valid_in` becomes `source_out__valid_out` on the driver module.

```
1
2 template<size_t DATAWIDTH>
3 struct DataValidReady
4 {
5     bool valid;
6     bool ready;
7     logic<DATAWIDTH> data;
8 };
9
10 template<size_t DATAWIDTH>
11 struct DataValidReadyIf : public Interface
12 {
13     _PORT(bool) valid_in;
14     _PORT(bool) ready_out;
15     _PORT(logic<DATAWIDTH>) data_in;
16 };
17
18 template<size_t DATAWIDTH>
19 class VRDriver : public Module
20 {
21 public:
22     DataValidReadyIf<DATAWIDTH> source_out;
23
24 private:
25     reg<u1> valid_reg;
26     reg<logic<DATAWIDTH>> data_reg;
27
28 public:
29     void _assign()
30     {
31         source_out.valid_in = _ASSIGN_REG(valid_reg);
```

```

32     source_out.data_in = _ASSIGN_REG(data_reg);
33 }
34
35 void _work(bool reset)
36 {
37     if (reset) {
38         valid_reg._next = 0;
39         data_reg._next = 0;
40     }
41     else {
42         valid_reg._next = 1;
43         if (!valid_reg || source_out.ready_out()) {
44             data_reg._next = data_reg + logic<DATAWIDTH>(1);
45         }
46     }
47 }
48
49 void _strobe()
50 {
51     valid_reg.strobe();
52     data_reg.strobe();
53 }
54 };
55
56 template<size_t DATAWIDTH>
57 class VRResponder : public Module
58 {
59 public:
60     DataValidReadyIf<DATAWIDTH> sink_in;
61
62 private:
63     reg<u1> ready_reg;
64     reg<logic<DATAWIDTH>> last_data_reg;
65
66 public:
67     void _assign()
68     {
69         sink_in.ready_out = _ASSIGN_REG(ready_reg);
70     }
71
72     void _work(bool reset)
73     {
74         if (reset) {
75             ready_reg._next = 0;
76             last_data_reg._next = 0;
77         }
78         else {
79             ready_reg._next = 1;
80             if (sink_in.valid_in() && sink_in.ready_out()) {
81                 last_data_reg._next = sink_in.data_in();
82             }
83         }
84     }
85 }

```

```

86     void _strobe()
87     {
88         ready_reg.strobe();
89         last_data_reg.strobe();
90     }
91 };
92
93 class TestValidReady : public Module
94 {
95     VRDriver<32> driver;
96     VRResponder<32> responder;
97
98 public:
99     void _assign()
100     {
101         driver.__inst_name = __inst_name + "/driver";
102         responder.__inst_name = __inst_name + "/responder";
103         assignIf(driver, responder, driver.source_out, responder.sink_in);
104     }
105
106     void _work(bool reset)
107     {
108         driver._work(reset);
109         responder._work(reset);
110     }
111
112     void _strobe()
113     {
114         driver._strobe();
115         responder._strobe();
116     }
117 };
118

```

`assignIf(modA, modB, ifA, ifB)` connects two interface instances and calls the modules' `_assign()` methods in the order needed for bidirectional interface signals. This is important for interfaces such as valid-ready, where one module drives `valid` and `data`, while the other drives `ready`. Use it from a parent module or test wrapper after setting instance names. Check `examples/axi/Axi4MuxFromSlave.cpp`, `examples/axi/Axi4MuxToMaster.cpp`, and `tests/interface/ValidReady.cpp` for larger examples.

Connect each interface bundle through `assignIf()` in the immediate common parent; do not copy its ports one at a time. The endpoint's own `_assign()` still binds the signals that endpoint drives, as above. Do not bypass hierarchy by reaching into grandchildren or another module's internal state. A forwarding module can use `assignIf(*this, child, proxy_in, child.sink_in)`; see `tests/interface/AssignIfHierarchyProxy.cpp`.

Clock Domain Crossing (CDC)

CppHDL can generate and simulate modules with multiple independent clock domains. The converter creates one clock input port and one sequential SystemVerilog process for each declared clock and edge. CppHDL does not make an unsafe crossing safe automatically: the RTL author must select an appropriate synchronizer, handshake, or asynchronous FIFO for every value crossing between domains.

Declaring clock domains

Declare clocks before the source file in the `cpphdl` command line (from the repository root):

```
1 cpphdl \  
2   --primary_clock fast_clk 100000000 \  
3   --secondary_clock slow_clk 40000000 \  
4   tests/cdc/TwoClocksCdc.cpp -- -Iinclude
```

The clock options follow these rules:

- `--primary_clock <clk_name> <frequency>` declares the design's primary clock.
- `--secondary_clock <clk_name> <frequency>` may be repeated for additional clocks.
- A secondary clock requires a primary clock.
- Clock names must be valid, unique, non-keyword C++ identifiers.
- Frequencies are positive integers. Use one consistent unit, normally hertz.
- The primary clock frequency must be greater than or equal to every secondary clock frequency.
- With no clock options, CppHDL retains the legacy `clk`, `_work(bool reset)`, and `_strobe()` flow.
- A single named primary clock changes the generated clock port name but retains the legacy `_work(bool reset)` and `_strobe()` methods.
- With two or more clocks, clock declarations are design-global. Every generated module receives every declared clock port.

The frequency values describe and validate the clock topology. They do not create a clock source and do not automatically schedule native C++ simulation edges. A testbench must drive each clock with the required period, phase, and edge ordering.

Clock process methods

For every declared clock `<clk_name>` in a multi-clock design, every generated module must define this positive-edge pair:

```

1 void _work_<clk_name>(bool reset);
2 void _strobe_<clk_name>();

```

An optional negative-edge process requires both methods:

```

1 void _work_neg_<clk_name>(bool reset);
2 void _strobe_neg_<clk_name>();

```

Defining only one method of a negative-edge pair is an error. A domain with no positive-edge state still requires an empty positive-edge work/strobe pair because clocks are currently design-global.

The following example transfers a single-bit level through a two-register destination-domain synchronizer:

```

1 class LevelCdc : public Module
2 {
3 public:
4     _PORT(bool) source_in;
5     _PORT(bool) synchronized_out = _ASSIGN_REG(sync2_reg);
6
7 private:
8     reg<u1> source_reg;
9     // (* ASYNC_REG = "TRUE" *)
10    reg<u1> sync1_reg;
11    // (* ASYNC_REG = "TRUE" *)
12    reg<u1> sync2_reg;
13
14 public:
15     void _work_fast_clk(bool reset)
16     {
17         source_reg._next = source_in();
18         if (reset) {
19             source_reg._next = 0;
20         }
21     }
22
23     void _strobe_fast_clk()
24     {
25         source_reg.strobe();
26     }
27
28     void _work_slow_clk(bool reset)
29     {
30         if (reset) {
31             sync1_reg._next = 0;
32             sync2_reg._next = 0;
33         }

```

```

34     else {
35         sync1_reg._next = source_reg;
36         sync2_reg._next = sync1_reg;
37     }
38 }
39
40 void _strobe_slow_clk()
41 {
42     sync1_reg.strobe();
43     sync2_reg.strobe();
44 }
45
46 void _assign() {}
47 };

```

The converter emits separate clock ports and sequential blocks. Their RTL behavior is equivalent to the following (the converter's intermediate tasks and next-state temporaries are omitted):

```

1  module LevelCdc (
2      input wire fast_clk,
3      input wire slow_clk,
4      input wire reset,
5      input wire source_in,
6      output wire synchronized_out
7  );
8
9  logic source_reg;
10 (* ASYNC_REG = "TRUE" *) logic sync1_reg;
11 (* ASYNC_REG = "TRUE" *) logic sync2_reg;
12 assign synchronized_out = sync2_reg;
13
14 always_ff @(posedge fast_clk) begin
15     if (reset) source_reg <= 1'b0;
16     else source_reg <= source_in;
17 end
18
19 always_ff @(posedge slow_clk) begin
20     if (reset) begin
21         sync1_reg <= 1'b0;
22         sync2_reg <= 1'b0;
23     end
24     else begin
25         sync1_reg <= source_reg;
26         sync2_reg <= sync1_reg;
27     end
28 end
29 endmodule

```

Register and memory ownership

A register or memory belongs to exactly one clock and edge. Its next value must be written by the corresponding work method, and it must be committed by the matching strobe method. The converter rejects these structural errors:

- A register is written by a work method but omitted from its matching strobe method.
- A register is strobed by more than one clock or edge.
- A positive-edge work/strobe method required by a declared clock is missing.
- Only one method of an optional negative-edge pair is present.

Do not write the same storage from two domains. Cross a control value into the destination domain first, then let destination-owned logic update destination-owned storage. For memory-backed asynchronous FIFOs, one domain owns the write operation while the other reads through the FIFO's defined read path; Gray-coded pointers cross between the domains.

Reset ownership and sequencing

In the synchronous-reset flow, a generated multi-clock module has one shared **reset** input, driven by the parent module or testbench and connected to every nested module. Reset is a level, not a one-time event and not a transaction consumed by one clock. Each clock process samples that same level only on its own active edge and resets only the storage owned by that clock and edge. Consequently, a fast-clock edge does not reset slow-domain storage, and there is no second reset of fast-domain storage when the slow clock later samples reset.

For synchronous-reset processes, reset is complete only after **reset** has remained asserted across at least one active edge of every clock-and-edge process that owns storage. If both positive- and negative-edge state exist, both edges must observe reset. Holding reset for additional edges repeats the reset assignments and must be harmless. A one-primary-clock-cycle reset pulse is unsafe because a slower or stopped clock can miss it entirely.

Use this sequence in native CppHDL and Verilator testbenches:

1. Quiesce normal transaction inputs and keep all declared clocks running.
2. Assert the shared **reset** input before any reset edge is evaluated.
3. Drive enough complete cycles that every positive- and negative-edge owner observes asserted reset. Designs with initialization state machines may require more cycles.
4. Keep reset asserted until the slowest domain has observed it.
5. Deassert reset according to each domain's synchronous timing requirements. Use a per-domain synchronization chain when reset release can arrive asynchronously.
6. Resume traffic only after every required domain-local reset-release indication is active.

CppHDL statically lints the structural part of this protocol. Every named work method must have the `void _work_<clk_name>(bool reset)` signature, where the C++ parameter

may be unnamed, every strobe method must have a `void _strobe_<clk_name>()` signature, required method pairs must exist, and each register must have one clock/edge owner. The converter cannot prove that a testbench holds reset long enough, that every register is intentionally reset, that clocks continue running during reset, or that an external reset meets recovery/removal timing. Those properties require dynamic regression checks, generated-SystemVerilog assertions, and implementation CDC/reset-domain-crossing analysis.

Asynchronous handlers can assert reset without a clock edge; their dispatch and clocked hold behavior are described in the Asynchronous Reset chapter.

`test_shared_reset_sampling_per_domain()` in `tests/cdc/TwoClocksCdc.cpp` verifies that advancing only the fast clock resets only fast-owned state, that repeated asserted edges are idempotent, and that reset becomes complete after the slow domain also receives an active edge. `test_synchronized_reset_release()` separately verifies two-stage domain-local release in both native CppHDL and Verilator flows.

Native and Verilator simulation

A native CppHDL testbench schedules every clock independently. For all edges at one timestamp, first evaluate every active work method against the pre-edge state, then commit every active strobe. Do not interleave one domain's work/strobe with another domain's work at the same timestamp.

```
1  // Inputs and edge flags have been set for this timestamp.
2  ++_system_clock;
3  if (fast_positive_edge) {
4      dut._work_fast_clk(reset);
5  }
6  if (slow_positive_edge) {
7      dut._work_slow_clk(reset);
8  }
9  if (fast_negative_edge) {
10     dut._work_neg_fast_clk(reset);
11 }
12
13 if (fast_positive_edge) {
14     dut._strobe_fast_clk();
15 }
16 if (slow_positive_edge) {
17     dut._strobe_slow_clk();
18 }
19 if (fast_negative_edge) {
20     dut._strobe_neg_fast_clk();
21 }
22 ++_system_clock;
23 // Observe outputs only after all active domains have committed.
```

This scheduling example uses synchronous reset. With asynchronous handlers, dispatch the matching reset handler instead of work while reset is asserted, as described below. The

testbench supplies edge flags and calls `_assign()` only once during setup. `_system_clock` must be defined once as a global `long`; its value counts cache epochs, not physical clock cycles.

A Verilator testbench drives input data and generated clock ports before calling `eval()`. For simultaneous edges, update all relevant clock levels before a single `eval()`; calling `eval()` between same-time clock changes imposes an artificial ordering. Exercise different periods, unrelated phases, simultaneous edges, and reset independently in every domain. Compare externally visible transactions rather than internal scheduling details when checking native and Verilator equivalence.

CDC implementation patterns

Use a CDC structure that matches the transferred information:

- Stable single-bit levels: use at least a two-register destination-domain synchronizer.
- Multi-bit counters and FIFO pointers: convert to Gray code, synchronize the Gray bus, then consume it in the destination domain.
- Narrow pulses: encode the event as a toggling bit, synchronize it, and detect a toggle in the destination domain.
- Coherent multi-bit payloads: hold data stable while a request/acknowledge handshake crosses the domains.
- Streams: use a dual-clock asynchronous FIFO with domain-local binary pointers and synchronized Gray pointers.
- Reset release: use clocked assertion or an asynchronous reset handler as required, and release through a per-domain synchronizer.

Synchronizer registers can carry synthesis attributes through an adjacent CppHDL annotation comment:

```
1 // (* ASYNC_REG = "TRUE" *)
2 reg<u1> request_sync1_reg;
3 // (* ASYNC_REG = "TRUE" *)
4 reg<u1> request_sync2_reg;
```

This emits the corresponding `ASYNC_REG` attributes in generated SystemVerilog. The attribute assists synthesis and implementation tools, but does not replace CDC timing constraints or CDC signoff.

Covered CDC Features

Each item has dedicated regression coverage in `tests/cdc/TwoClocksCdc.cpp` or `tests/reset/AsyncReset.cpp`:

- Independent clocks with unrelated phase/frequency
- Generated clock ports and separate edge blocks
- Exclusive register ownership per clock/edge
- Two-flop single-bit synchronization
- Gray-coded multi-bit counter transfer
- Toggle-based narrow-pulse transfer
- Request/acknowledge coherent data mailbox
- Memory-backed asynchronous FIFO
- Shared-reset sampling and completion across all clock domains
- Active-high asynchronous reset assertion for positive- and negative-edge processes
- Synchronized reset release
- Positive/negative-edge processes
- `ASYNC_REG` synthesis attributes

These regressions exercise both native CppHDL and Verilator flows. The CTest suite also includes CLI failures for invalid clock declarations and process signatures; run the current suite to verify a particular toolchain.

Current Limits

The following behavior cannot presently be validated or fully represented by CppHDL:

- Analog metastability behavior and mean time between failures (MTBF)
- Physical synchronizer placement and routing skew
- SDC false-path, multicycle, and generated-clock constraints
- Automatic detection of unsafe raw buses, reconvergence, or lost pulses
- Active-low reset polarity and independent per-domain reset ports; asynchronous handlers currently use the shared active-high `reset`
- Dynamic clock gating or clock multiplexing
- Analog jitter and continuous-time clock effects; testbenches can schedule discrete edges and phase offsets explicitly
- Module-local clock subsets or clock-name remapping; clocks are currently design-global
- Power-domain isolation and level-shifter behavior

These limits require dedicated CDC analysis, static timing analysis, physical implementation constraints, and hardware signoff outside CppHDL.

Asynchronous Reset

Named clock processes support asynchronous assertion through optional active-high reset handlers:

```
1 void _reset_pos_fast_clk()
2 {
3     fast_state_reg.clr();
4 }
5
6 void _reset_neg_fast_clk()
7 {
8     fast_neg_state_reg.clr();
9 }
```

`_reset_pos_<clk_name>()` belongs to the positive clock-edge process, while `_reset_neg_<clk_name>()` belongs to the negative clock-edge process. The suffix describes the clock edge, not reset polarity. Generated RTL uses the shared active-high `reset`:

```
1 always_ff @(posedge fast_clk or posedge reset) begin
2     if (reset)
3         _reset_pos_fast_clk();
4     else
5         _work_fast_clk(reset);
6 end
```

Reset handlers must return `void`, take no arguments, and modify only registers owned and strobed by the matching clock edge. A negative-edge handler requires matching `_work_neg_<clk_name>(bool)` and `_strobe_neg_<clk_name>()` methods.

In native simulation, on reset assertion call all affected reset handlers, then their matching strobe methods, even if no clock edge occurs. While reset remains asserted, call the matching reset handler instead of its work method on each active clock edge. Do not run normal work during held reset. Invalidate port/comb caches with `_system_clock` around each event, as in the CDC schedule. In Verilator, change `reset` from 0 to 1 and call `eval()`; no clock edge is required. Reset release must still satisfy each clock domain's recovery/removal requirements, normally through synchronized release logic.

See `tests/reset/AsyncReset.cpp` for native and Verilator examples.

VCD dumping

Native CppHDL simulation can write a Value Change Dump file with the lightweight `VcdFile` helper from `cpphdl_vcd.h`. VCD dumping is controlled by the C++ testbench; the converter does not automatically discover signals or sample simulation time.

Register each signal with a stable name, its RTL width in bits, and a pointer to storage that remains alive for the complete trace:

```
1  #include <cpphdl.h>
2  #if !defined(SYNTHESIS)
3  #include <cpphdl_vcd.h>
4  #endif
5
6  using namespace cpphdl;
7
8  long _system_clock = -1;
9
10 class Counter : public Module
11 {
12     reg<u<8>> count_reg;
13
14 public:
15     _PORT(u<8>) count_out = _ASSIGN_REG(count_reg);
16
17     void _work(bool reset)
18     {
19         if (reset) {
20             count_reg._next = 0;
21         }
22         else {
23             count_reg._next = count_reg + 1;
24         }
25     }
26
27     void _strobe()
28     {
29         count_reg.strobe();
30     }
31
32     void _assign() {}
33
34 #if !defined(SYNTHESIS)
35     void add_vcd_signals(VcdFile& vcd, const std::string& prefix)
36     {
37         vcd.signals.push_back({prefix + "count_reg", 8, &count_reg});
38     }
39 #endif
40 };
```

Create the file after all signals have been registered, then call `sample()` at monotonically increasing timestamps:

```
1 Counter dut;
2 VcdFile vcd;
3
```

```

4 dut._assign();
5 dut.add_vcd_signals(vcd, "dut.");
6 vcd.create("output.vcd");
7
8 ++_system_clock;
9 dut._work(true);
10 dut._strobe();
11 ++_system_clock;
12 vcd.sample(0);
13
14 for (unsigned cycle = 1; cycle <= 100; ++cycle) {
15     ++_system_clock;
16     dut._work(false);
17     dut._strobe();
18     ++_system_clock;
19     vcd.sample(cycle);
20 }

```

`VcdFile::create()` currently emits a `1ns` timescale. The argument to `sample(time_ns)` is therefore the VCD timestamp in nanoseconds; it does not advance the model. For multiple clocks, sample after every clock transition or scheduled event and use timestamps that represent the testbench's actual edge schedule.

The signal pointer must refer to contiguous raw storage such as a CppHDL scalar, `logic<>`, or the current-value storage of `reg<>`. The width is the RTL value width, not `sizeof(reg<T>) * 8`, which would include next-state storage. For arrays or structs, check their actual byte/bit layout before using raw tracing. Do not register a temporary expression or a `_PORT/function_ref` object. If a port value is needed, copy it into persistent testbench storage before sampling. Limit long traces explicitly because VCD files grow quickly. `examples/basic/Buffer.cpp`, `examples/basic/Fifo.cpp`, and `examples/basic/Memory.cpp` contain complete native examples and cap the number of samples.

This helper traces the native CppHDL model. To trace internal signals of generated RTL under Verilator, build the generated SystemVerilog with Verilator's `--trace` option. The testbench must enable tracing before time advances, register the model, and call `dump()` after every evaluated clock transition:

```

1 #include <verilated.h>
2 #include <verilated_vcd_c.h>
3 #include "VTop.h"
4
5 int main(int argc, char** argv)
6 {
7     Verilated::commandArgs(argc, argv);
8     Verilated::traceEverOn(true);
9
10    VTop dut;
11    VerilatedVcdC trace;

```

```

12 dut.trace(&trace, 99);
13 trace.open("output.vcd");
14
15 vluint64_t time = 0;
16 dut.reset = 1;
17 for (unsigned cycle = 0; cycle < 100; ++cycle) {
18     dut.clk = 0;
19     dut.eval();
20     trace.dump(time++);
21
22     dut.clk = 1;
23     dut.eval();
24     trace.dump(time++);
25
26     if (cycle == 1) {
27         dut.reset = 0;
28     }
29 }
30
31 trace.close();
32 dut.final();
33 }

```

For example, pass `--trace` alongside the usual Verilator generation options before building the generated model. Replace `VTop` and `VTop.h` with the selected top-module model. The repository's normal `VerilatorCompile()` test helper does not enable internal tracing automatically.

CppHDL SV Conversion tool

The main purposes of the *cpphdl* tool are to

- Provide conversion of CppHDL code to SystemVerilog models
- Check dependencies in combinational chains and forgotten strobe calls in CppHDL source code

Structures

- Each structure or union is converted into SystemVerilog package in a separate file
- The order of fields is reversed due to differences between C++ and SystemVerilog
- Anonymous structures and unions declared inside other structures get 'anon' name substitution
- CppHDL aligns non-bitfield structure members to byte boundaries and emits hidden `_alignN` fields when padding is needed
- Packed unions use the largest branch size; smaller struct/union branches get hidden `_padN` fields so all union alternatives have the same packed width

- `cpphdl::array<N,T>` fields are emitted as packed SystemVerilog arrays inside the generated struct package
- C++ enums are emitted with a four-state SystemVerilog `logic` base preserving the C++ underlying width and signedness

Reduced example based on `tests/structs/ArrayInStruct.cpp`:

```

1 struct ArrayPayload
2 {
3     unsigned prefix:4;
4     array<3, u8> bytes;
5     unsigned mid:3;
6     array<1, u16> halves;
7     unsigned tail:5;
8 } __PACKED;

```

Generated SystemVerilog:

```

1 package ArrayPayload_pkg;
2
3 typedef struct packed {
4     logic[3-1:0] _align0;
5     logic[5-1:0] tail;
6     logic[1-1:0][16-1:0] halves;
7     logic[5-1:0] _align2;
8     logic[3-1:0] mid;
9     logic[3-1:0][8-1:0] bytes;
10    logic[4-1:0] _align1;
11    logic[4-1:0] prefix;
12 } ArrayPayload;
13
14 endpackage

```

Example from `tests/structs/StructAlignment.cpp`:

```

1 struct TinyBits
2 {
3     unsigned a:1;
4     unsigned b:2;
5     unsigned c:3;
6 } __PACKED;
7
8 struct MixedBits
9 {
10    unsigned flag:1;
11    unsigned code:4;
12    u<3> state;

```

```

13     unsigned tail:2;
14 } __PACKED;
15
16 struct OuterBits
17 {
18     unsigned head:3;
19     TinyBits tiny;
20     unsigned mid:5;
21     MixedBits mixed;
22     u<4> nibble;
23     unsigned last:1;
24 } __PACKED;

```

Generated SystemVerilog:

```

1 package OuterBits_pkg;
2 import TinyBits_pkg::*;
3 import MixedBits_pkg::*;
4
5 typedef struct packed {
6     logic[7-1:0] _align0;
7     logic[1-1:0] last;
8     logic[4-1:0] _align3;
9     logic[4-1:0] nibble;
10    MixedBits mixed;
11    logic[3-1:0] _align2;
12    logic[5-1:0] mid;
13    TinyBits tiny;
14    logic[5-1:0] _align1;
15    logic[3-1:0] head;
16 } OuterBits;
17
18 endpackage

```

Packed union branches are also normalized to a common size:

```

1 struct UnionStruct
2 {
3     unsigned sa:4;
4     u<6> sb;
5     unsigned sc:1;
6 } __PACKED;
7
8 union UnionWithStruct
9 {
10    struct {
11        unsigned us0:2;
12        UnionStruct nested;
13        unsigned us1:3;

```

```

14     } __PACKED branch;
15     struct {
16         u<11> other0;
17         unsigned other1:5;
18     } __PACKED other;
19 } __PACKED;

```

Generated SystemVerilog:

```

1  package UnionWithStruct_pkg;
2  import UnionStruct_pkg::*;
3
4  typedef union packed {
5      struct packed {
6          logic[24-1:0] _pad1;
7          logic[5-1:0] other1;
8          logic[11-1:0] other0;
9      } other;
10     struct packed {
11         logic[5-1:0] _align0;
12         logic[3-1:0] us1;
13         UnionStruct nested;
14         logic[6-1:0] _align1;
15         logic[2-1:0] us0;
16     } branch;
17 } UnionWithStruct;
18
19 endpackage

```

Templates

- During conversion, cphddl uses numeric `Module` class template parameters as SystemVerilog module parameters. These numeric parameters stay symbolic in generated module ports, members, constants, and methods so one SV module can be instantiated with different numeric values.
- Static `constexpr` values declared by a module or its base classes are emitted as SystemVerilog `localparam` declarations inside the module. They may depend on numeric module parameters, but they are implementation constants and cannot be overridden by an instance.
- cphddl creates a separate SV module for each instantiated combination of non-numeric `Module` template parameters. Type parameters and textual/string-like declaration parameters are specialization identity and are added to the generated module name.
- Template structs and unions are emitted only as concrete specializations. Numeric, type, and textual/string-like template arguments are all added to the generated package/type name, and an unspecialized template struct package must not be generated.

- Static `constexpr` values inside a template struct package are emitted as exact concrete values for that specialization. They must not reference unresolved template parameter names such as `WIDTH`, `CONV_TYPE`, or `TAG`.
- Static `constexpr` values inside a template module may reference numeric module parameters, but references that depend only on fixed type/text specializations should be resolved to concrete values.

References

- All references are removed during SV conversion. References should be used in C++ when necessary and when they improve performance.

Syntax

By default, a `generated` folder is created after a `cpphdl` call and contains the emitted `.sv` files. Use `--generated-dir <path>` to select another output directory. Place converter options and source files before `--`, then Clang parsing arguments such as `-I` and `-D` after it. The legacy syntax without `--` still accepts compiler arguments after all sources.

```

1 cpphdl [--generated-dir <path>] \
2   [--primary_clock <name> <frequency>] \
3   [--secondary_clock <name> <frequency>] ... \
4   <source.h> <source.cpp> ... \
5   -- [-DNAME=value] [-I<include-dir>] ...

```

The converter uses LLVM/Clang to parse sources; it does not link a native executable. Run `cpphdl --help` (or `-h`) for conversion, JSON, clock, and native optimizer options. `--generated-dir=<path>` is also accepted. The converter currently appends `-std=c++26` and detected include paths; it defines `SYNTHESIS` unless `--no-synthesis-flag` or a comb-optimizer mode disables that default. This language mode is separate from the standard used to build a native testbench.

Annotations

CPPHDL_REPLACEMENT

- `[[clang::annotate("CPPHDL_REPLACEMENT=...;")]]` can be attached to a `cpphdl::Module` class.
- `CPPHDL_REPLACEMENT_FILE=<path>;` reads the complete replacement from a file. Relative paths are resolved from the annotated class's source file when possible.

- CPPHDL_REPLACEMENT_SCRIPT=<script> [arguments...]; executes a script and uses its standard output as the replacement. A relative script path is resolved in the same way as a replacement file.
- During conversion cpphdl resolves the inline text, file contents, or script output into `Module::replacement`; a trailing annotation metadata `;` is stripped from the annotation value.
- When project generation sees replacement text, it writes that text directly to the module `.sv` file.
- Normal import, port, register, method, and module body generation is skipped for that module.

Example from `tests/format/AnnotateReplacement.cpp`:

```

1  class [[clang::annotate(
2      "CPPHDL_REPLACEMENT="
3      "`default_nettype none\n"
4      "\n"
5      "module AnnotateReplacement (\n"
6      "    input wire clk\n"
7      ",   input wire reset\n"
8      ",   input wire[8-1:0] value_in\n"
9      ",   output wire[8-1:0] value_out\n"
10     ");\n"
11     "    assign value_out = value_in ^ 8'hA5;\n"
12     "endmodule\n"
13     ";"]
14 )]] AnnotateReplacement : public Module
15 {
16 public:
17     _PORT(u<8>) value_in;
18     _PORT(u<8>) value_out = _ASSIGN_COMB(value_comb_func());
19
20 private:
21     u<8> value_comb;
22
23     u<8>& value_comb_func()
24     {
25         return value_comb = value_in() ^ u<8>(0xa5);
26     }
27
28 public:
29     void _work(bool reset) {}
30     void _strobe() {}
31     void _assign() {}
32 };

```