



PCI Class Codes

Base Class, Sub Class, Extended

.....

Class codes

| Base Class | Meaning |
|------------|---|
| 00h | Device was built before Class Code definitions were finalized |
| 01h | Mass storage controller |
| 02h | Network controller |
| 03h | Display controller |
| 04h | Multimedia device |
| 05h | Memory controller |
| 06h | Bridge device |
| 07h | Simple communication controllers |
| 08h | Base system peripherals |
| 09h | Input devices |
| 0Ah | Docking stations |
| 0Bh | Processors |
| 0Ch | Serial bus controllers |
| 0Dh | Wireless controller |
| 0Eh | Intelligent I/O controllers |
| 0Fh | Satellite communication controllers |
| 10h | Encryption/Decryption controllers |
| 11h | Data acquisition and signal processing controllers |
| 12h | Processing accelerators |
| 13h | Non-Essential Instrumentation |
| 14h - FEh | Reserved |
| FFh | Device does not fit in any defined classes |

Base Class 00h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|---|
| 00h | 00h | 00h | All currently implemented devices except VGA-compatible devices |
| | 01h | 00h | VGA-compatible device |

Base Class 01h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|---------------------------------------|-----------------------|--|
| 01h | 00h | 00h | SCSI controller - vendor-specific interface |
| | | 11h | SCSI storage device (e.g., hard disk drive (HDD), solid state drive (SSD), or RAID controller) - SCSI over PCI Express (SOP) target port using PCI Express Queuing Interface (PQI) (see Notes 3 and 4) |
| | | 12h | SCSI controller (i.e., host bus adapter) - SCSI over PCI Express (SOP) target port using PCI Express Queuing Interface (PQI) (see Notes 3 and 4) |
| | | 13h | SCSI storage device and SCSI controller - SCSI over PCI Express (SOP) target port using PCI Express Queuing Interface (PQI) (see Notes 3 and 4) |
| | | 21h | SCSI storage device - SCSI over PCI Express (SOP) target port using the queueing interface portion of the NVM Express interface (see Notes 3 and 6) |
| | 01h | xxh | IDE controller (see Note 1) |
| | 02h | 00h | Floppy disk controller - vendor-specific interface |
| | 03h | 00h | IPI bus controller - vendor-specific interface |
| | 04h | 00h | RAID controller - vendor-specific interface |
| | Table continues on the following page | | |

Base Class 01h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 01h | 05h | 20h | ATA controller with ADMA interface - single stepping (see Note 2) |
| | | 30h | ATA controller with ADMA interface - continuous operation (see Note 2) |
| | 06h | 00h | Serial ATA controller - vendor-specific interface |
| | | 01h | Serial ATA controller - AHCI interface (see note 7) |
| | | 02h | Serial Storage Bus Interface |
| | 07h | 00h | Serial Attached SCSI (SAS) controller - vendor-specific interface |
| | | 01h | Obsolete |
| | 08h | 00h | Non-volatile memory subsystem - vendor-specific interface |
| | | 01h | Non-volatile memory subsystem - NVMHCI interface (see note 8) |
| | | 02h | NVM Express (NVMe) I/O controller (see Note 6) |
| | | 03h | NVM Express (NVMe) administrative controller (see Note 6) |
| | 09h | 00h | Universal Flash Storage (UFS) controller - vendor-specific interface |
| | | 01h | Universal Flash Storage (UFS) controller - Universal Flash Storage Host Controller Interface (UFSHCI) (see Note 5) |
| | 80h | 00h | Other mass storage controller - vendor-specific interface |

Base Class 02h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|------------------------|--|
| 02h | 00h | 00h | Ethernet controller |
| | 01h | 00h | Token Ring controller |
| | 02h | 00h | FDDI controller |
| | 03h | 00h | ATM controller |
| | 04h | 00h | ISDN controller |
| | 05h | 00h | WorldFip controller |
| | 06h | xxh (see Note 1 below) | PICMG 2.14 Multi Computing |
| | 07h | 00h | InfiniBand* Controller |
| | 08h | 00h | Host fabric controller – vendor-specific |
| | 80h | 00h | Other network controller |

Base Class 03h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 03h | 00h | 0000 0000b | VGA-compatible controller. Memory addresses 0A 0000h through 0B FFFFh. I/O addresses 3B0h to 3BBh and 3C0h to 3DFh and all aliases of these addresses. |
| | | 0000 0001b | 8514-compatible controller. I/O addresses 2E8h and its aliases, 2EAh-2EFh |
| | 01h | 00h | XGA controller |
| | 02h | 00h | 3D controller |
| | 80h | 00h | Other display controller |

Base Class 04h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|---|
| 04h | 00h | 00h | Video device – vendor specific interface |
| | 01h | 00h | Audio device – vendor specific interface |
| | 02h | 00h | Computer telephony device – vendor specific interface |
| | 03h | 00h | High Definition Audio (HD-A) 1.0 compatible (see Note 1) |
| | | 80h | High Definition Audio (HD-A) 1.0 compatible (see Note 1) with additional vendor specific extensions |
| | 80h | 00h | Other multimedia device – vendor specific interface |

Base Class 05h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|-------------------------|
| 05h | 00h | 00h | RAM |
| | 01h | 00h | Flash |
| | 80h | 00h | Other memory controller |

Base Class 06h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 06h | 00h | 00h | Host bridge |
| | 01h | 00h | ISA bridge |
| | 02h | 00h | EISA bridge |
| | 03h | 00h | MCA bridge |
| | 04h | 00h | PCI-to-PCI bridge |
| | | 01h | Subtractive Decode PCI-to-PCI bridge. This interface code identifies the PCI-to-PCI bridge as a device that supports subtractive decoding in addition to all the currently defined functions of a PCI-to-PCI bridge. |
| | 05h | 00h | PCMCIA bridge |
| | 06h | 00h | NuBus bridge |
| | 07h | 00h | CardBus bridge |
| | 08h | xxh | RACEway bridge (see Note 1 below) |
| | 09h | 40h | Semi-transparent PCI-to-PCI bridge with the primary PCI bus side facing the system host processor |
| | | 80h | Semi-transparent PCI-to-PCI bridge with the secondary PCI bus side facing the system host processor |
| | 0Ah | 00h | InfiniBand-to-PCI host bridge |
| | 0Bh | 00h | Advanced Switching to PCI host bridge—Custom Interface |
| | | 01h | Advanced Switching to PCI host bridge—ASI-SIG Defined Portal Interface |
| | 80h | 00h | Other bridge device |

Base Class 07h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|---|
| 07h | 00h | 00h | Generic XT-compatible serial controller |
| | | 01h | 16450-compatible serial controller |
| | | 02h | 16550-compatible serial controller |
| | | 03h | 16650-compatible serial controller |
| | | 04h | 16750-compatible serial controller |
| | | 05h | 16850-compatible serial controller |
| | | 06h | 16950-compatible serial controller |
| | 01h | 00h | Parallel port |
| | | 01h | Bi-directional parallel port |
| | | 02h | ECP 1.X compliant parallel port |
| | | 03h | IEEE1284 controller |
| | | FEh | IEEE1284 target device (not a controller) |
| | 02h | 00h | Multiport serial controller |
| | 03h | 00h | Generic modem |
| | | 01h | Hayes compatible modem, 16450-compatible interface (see Note 1 below) |
| | | 02h | Hayes compatible modem, 16550-compatible interface (see Note 1 below) |
| | | 03h | Hayes compatible modem, 16650-compatible interface (see Note 1 below) |
| | | 04h | Hayes compatible modem, 16750-compatible interface (see Note 1 below) |
| | 04h | 00h | GPIO (IEEE 488.1/2) controller |
| | 05h | 00h | Smart Card |
| | 80h | 00h | Other communications device |

Base Class 08h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 08h | 00h | 00h | Generic 8259 PIC |
| | | 01h | ISA PIC |
| | | 02h | EISA PIC |
| | | 10h | I/O APIC interrupt controller (see Note 1 below) |
| | | 20h | I/O(x) APIC interrupt controller |
| | 01h | 00h | Generic 8237 DMA controller |
| | | 01h | ISA DMA controller |
| | | 02h | EISA DMA controller |
| | 02h | 00h | Generic 8254 system timer |
| | | 01h | ISA system timer |
| | | 02h | EISA system timers (two timers) |
| | | 03h | High Performance Event Timer |
| | 03h | 00h | Generic RTC controller |
| | | 01h | ISA RTC controller |
| | 04h | 00h | Generic PCI Hot-Plug controller |
| | 05h | 00h | SD Host controller |
| | 06h | 00h | IOMMU |
| | 07h | 00h | Root Complex Event Collector (see Note 2 below) |
| | 80h | 00h | Other system peripheral |

Notes:

Base Class 09h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 09h | 00h | 00h | Keyboard controller |
| | 01h | 00h | Digitizer (pen) |
| | 02h | 00h | Mouse controller |
| | 03h | 00h | Scanner controller |
| | 04h | 00h | Gameport controller (generic) |
| | | 10h | Gameport controller (see Note 1 below) |
| | 80h | 00h | Other input controller |

Notes:

Base Class 0Ah

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|-------------------------------|
| 0Ah | 00h | 00h | Generic docking station |
| | 80h | 00h | Other type of docking station |

Base Class 0Bh

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|------------------|
| 0Bh | 00h | 00h | 386 |
| | 01h | 00h | 486 |
| | 02h | 00h | Pentium |
| | 10h | 00h | Alpha |
| | 20h | 00h | PowerPC |
| | 30h | 00h | MIPS |
| | 40h | 00h | Co-processor |
| | 80h | 00h | Other processors |

Base Class 0Ch

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|---------------------------|-----------------------|---|
| 0Ch | 00 | 00h | IEEE 1394 (FireWire) |
| | | 10h | IEEE 1394 following the 1394 OpenHCI specification |
| | 01h | 00h | ACCESS.bus |
| | 02h | 00h | SSA |
| | 03h | 00h | Universal Serial Bus (USB) following the Universal Host Controller Specification |
| | | 10h | Universal Serial Bus (USB) following the Open Host Controller Specification |
| | | 20h | USB 2 host controller following the Intel Enhanced Host Controller Interface Specification |
| | | 30h | Universal Serial Bus (USB) Host Controller following the Intel eXtensible Host Controller Interface (xHCI) Specification |
| | | 80h | Universal Serial Bus with no specific Programming Interface |
| | | FEh | USB device (not host controller) |
| | 04h | 00h | Fibre Channel |
| | 05h | 00h | SMBus (System Management Bus) |
| | 06h | 00h | InfiniBand—This sub-class is deprecated. New InfiniBand adapters should use the base class and sub-class defined in Section 1.3 . |
| | 07h (see Note 1 below) | 00h | IPMI SMIC Interface |
| | | 01h | IPMI Keyboard Controller Style Interface |
| | | 02h | IPMI Block Transfer Interface |
| | 08h (see Note 2 below) | 00h | SERCOS Interface Standard (IEC 61491) |
| | 09h | 00h | CANbus |
| | 0Ah (see Note 3 below) | 00h | MIPI I3C SM Host Controller Interface |
| | 80h | 00h | Other Serial Bus Controllers |

Notes:

Base Class 0Dh

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 0Dh | 00 | 00h | iRDA compatible controller |
| | 01h | 00h | Consumer IR controller |
| | | 10h | UWB Radio controller |
| | 10h | 00h | RF controller |
| | 11h | 00h | Bluetooth |
| | 12h | 00h | Broadband |
| | 20h | 00h | Ethernet (802.11a – 5 GHz) |
| | 21h | 00h | Ethernet (802.11b – 2.4 GHz) |
| | 40h | 00h | Cellular controller/modem |
| | 41h | 00h | Cellular controller/modem plus Ethernet (802.11) |
| | 80h | 00h | Other type of wireless controller |

Base Class 0Eh

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|---|
| 0Eh | 00 | xxh | <i>Intelligent I/O (I2O) Architecture Specification 1.0</i> |
| | | 00h | Message FIFO at offset 040h |

Base Class 0Fh

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 0Fh | 01h | 00h | TV |
| | 02h | 00h | Audio |
| | 03h | 00h | Voice |
| | 04h | 00h | Data |
| | 80h | 00h | Other satellite communication controller |

Base Class 10h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 10h | 00h | 00h | Network and computing encryption and decryption controller |
| | 10h | 00h | Entertainment encryption and decryption controller |
| | 80h | 00h | Other encryption and decryption controller |

Base Class 11h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|---|
| 11h | 00h | 00h | DPIO modules |
| | 01h | 00h | Performance counters |
| | 10h | 00h | Communications synchronization plus time and frequency test/measurement |
| | 20h | 00h | Management card |
| | 80h | 00h | Other data acquisition/signal processing controllers |


Base Class 12h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 12h | 00h | 00h | Processing Accelerator – vendor-specific interface |

Base Class 13h

| Base Class | Sub-Class | Programming Interface | Meaning |
|------------|-----------|-----------------------|--|
| 13h | 00h | 00h | Non-Essential Instrumentation Function – Vendor-specific interface |

PCI Express Capability Structure



Capability IDs

| ID | Capability |
|-----|---|
| 00h | <p>Null Capability – This capability contains no registers other than those described below. It may be present in any Function. Functions may contain multiple instances of this capability.</p> <p>The Null Capability is 16 bits and contains an 8-bit Capability ID followed by an 8-bit Next Capability Pointer.</p> |
| 01h | <p>PCI Power Management Interface – This Capability structure provides a standard interface to control power management features in a device Function. It is fully documented in the <i>PCI Bus Power Management Interface Specification</i>.</p> |
| 02h | <p>AGP – This Capability structure identifies a controller that is capable of using Accelerated Graphics Port features. Full documentation can be found in the <i>Accelerated Graphics Port Interface Specification</i>.</p> |
| 03h | <p>VPD – This Capability structure identifies a device Function that supports Vital Product Data. Full documentation of this feature can be found in the <i>PCI Local Bus Specification</i>.</p> |
| 04h | <p>Slot Identification – This Capability structure identifies a bridge that provides external expansion capabilities. Full documentation of this feature can be found in the <i>PCI-to-PCI Bridge Architecture Specification</i>.</p> |
| 05h | <p>Message Signaled Interrupts – This Capability structure identifies a device Function that can do message signaled interrupt delivery. Full documentation of this feature can be found in the <i>PCI Local Bus Specification</i>.</p> |
| 06h | <p>CompactPCI Hot Swap – This Capability structure provides a standard interface to control and sense status within a device that supports Hot Swap insertion and extraction in a CompactPCI system. This Capability is documented in the <i>CompactPCI Hot Swap Specification PICMG 2.1, R1.0</i> available at http://www.picmg.org.</p> |
| 07h | <p>PCI-X – Refer to the <i>PCI-X Protocol Addendum to the PCI Local Bus Specification</i> for details.</p> |

Capability IDs

| ID | Capability |
|--------|---|
| 08h | HyperTransport – This Capability structure provides control and status for devices that implement HyperTransport Technology links. For details, refer to the <i>HyperTransport I/O Link Specification</i> available at http://www.hypertransport.org . |
| 09h | Vendor Specific – This Capability structure allows device vendors to use the Capability mechanism to expose vendor-specific registers. The byte immediately following the Next Pointer in the Capability structure is defined to be a length field. This length field provides the number of bytes in the Capability structure (including the Capability ID and Next Pointer bytes). All remaining bytes in the capability structure are vendor-specific. |
| 0Ah | Debug port |
| 0Bh | CompactPCI central resource control – Definition of this Capability can be found in the <i>PICMG 2.13 Specification</i> (http://www.picmg.com). |
| 0Ch | PCI Hot-Plug – This Capability ID indicates that the associated device conforms to the Standard Hot-Plug Controller model. |
| 0Dh | PCI Bridge Subsystem Vendor ID |
| 0Eh | AGP 8x |
| 0Fh | Secure Device |
| 10h | PCI Express |
| 11h | MSI-X – This Capability ID identifies an optional extension to the basic MSI functionality. |
| 12h | Serial ATA Data/Index Configuration |
| 13h | Advanced Features (AF) – Full documentation of this feature can be found in the <i>Advanced Capabilities for Conventional PCI ECN</i> . |
| 14h | Enhanced Allocation |
| 15h | Flattening Portal Bridge |
| Others | Reserved |

PCIe Extended Capability Structure

| 31 | 24 | 23 | 20 | 19 | 16 | 15 | 0 | Byte Offset |
|---------------------------|----|-------------------------------|--------------------|----------------------|------------------------------------|----|---|-------------|
| Next Capability Offset | | | Capability Version | | PCI Express Extended Capability ID | | | 00h |
| SR-IOV Capabilities | | | | | | | | 04h |
| SR-IOV Status | | | | SR-IOV Control | | | | 08h |
| Total VFs (RO) | | | | Initial VFs (RO) | | | | 0Ch |
| RsvdP | | Function Dependency Link (RO) | | Num VFs (RW) | | | | 10h |
| VF Stride (RO) | | | | First VF Offset (RO) | | | | 14h |
| VF Device ID (RO) | | | | RsvdP | | | | 18h |
| Supported Page Sizes (RO) | | | | | | | | 1Ch |

Extended Capability ID

| ID | Extended Capability |
|-------|---|
| 0000h | Null Capability – This capability contains no registers other than those in the Extended Capability Header. It may be present in any Function. Functions may contain multiple instances of this capability. The Null Extended Capability is 32 bits and contains only an Extended Capability Header. The Capability Version field of a Null Extended Capability is not meaningful and may contain any value. |
| 0001h | Advanced Error Reporting (AER) |
| 0002h | Virtual Channel (VC) – used if an MFVC Extended Cap structure is not present in the device |
| 0003h | Device Serial Number |
| 0004h | Power Budgeting |
| 0005h | Root Complex Link Declaration |
| 0006h | Root Complex Internal Link Control |
| 0007h | Root Complex Event Collector Endpoint Association |
| 0008h | Multi-Function Virtual Channel (MFVC) |
| 0009h | Virtual Channel (VC) – used if an MFVC Extended Cap structure is present in the device |
| 000Ah | Root Complex Register Block (RCRB) Header |
| 000Bh | Vendor-Specific <i>Extended Capability</i> (VSEC) |
| 000Ch | Configuration Access Correlation (CAC) – defined by the <i>Trusted Configuration Space (TCS) for PCI Express ECN</i> , which is no longer supported |
| 000Dh | Access Control Services (ACS) |
| 000Eh | Alternative Routing-ID Interpretation (ARI) |
| 000Fh | Address Translation Services (ATS) |
| 0010h | Single Root I/O Virtualization (SR-IOV) |

Extended Capability ID

| ID | Extended Capability |
|--------|--|
| 0011h | Multi-Root I/O Virtualization (MR-IOV) – defined in the <i>Multi-Root I/O Virtualization and Sharing Specification</i> |
| 0012h | Multicast |
| 0013h | Page Request Interface (PRI) |
| 0014h | Reserved for AMD |
| 0015h | Resizable BAR |
| 0016h | Dynamic Power Allocation (DPA) |
| 0017h | TPH Requester |
| 0018h | Latency Tolerance Reporting (LTR) |
| 0019h | Secondary PCI Express |
| 001Ah | Protocol Multiplexing (PMUX) |
| 001Bh | Process Address Space ID (PASID) |
| 001Ch | LN Requester (LNR) |
| 001Dh | Downstream Port Containment (DPC) |
| 001Eh | L1 PM Substates |
| 001Fh | Precision Time Measurement (PTM) |
| 0020h | PCI Express over M-PHY (M-PCIe) |
| 0021h | FRS Queueing |
| 0022h | Readiness Time Reporting |
| 0023h | Designated Vendor-Specific Extended Capability |
| 0024h | VF Resizable BAR |
| 0025h | Data Link Feature |
| 0026h | Physical Layer 16.0 GT/s |
| 0027h | Lane Margining at the Receiver |
| 0028h | Hierarchy ID |
| 0029h | Native PCIe Enclosure Management (NPEM) |
| 002Ah | Physical Layer 32.0 GT/s |
| 002Bh | Alternate Protocol |
| 002Ch | System Firmware Intermediary (SFI) |
| Others | Reserved |

Extended Capability ID

Web : www.neeveetech.com

E-Mail : nvhariharan@neeveetech.com

Youtube : <https://www.youtube.com/user/neeveehariharan>

Facebook : <https://www.facebook.com/neeveetech/>

Linkedin : <https://www.linkedin.com/in/neeveehariharan/>

Thank You.