# How to boot the kernel

**Peter Liu** 




#### vmlinux ELF

ELF header program header table .text .rodata .data .bss

section header table










## vmlinux.lds.S

#### arch/arm64/kernel/vmlinux.lds.S

```
SECTIONS
        . = KIMAGE_VADDR;
       .head.text : {
               HEAD_TEXT
                       IRQENTRY_TEXT
                       SOFTIRQENTRY_TEXT
                       ENTRY_TEXT
                       TEXT_TEXT
       idmap_pg_dir = .;
        . += IDMAP_DIR_SIZE;
       idmap_pg_end = .;
       swapper_pg_dir = .;
       . += PAGE_SIZE;
       init_pg_dir = .;
       . += INIT_DIR_SIZE;
       init_pg_end = .;
```



#### head.S





#### \_\_create\_page\_tables

1. **idmap\_pg\_dir** for MMU enablement code


VA: Runtime \_\_pa of section ".idmap.text"

PA: Runtime \_\_pa of section ".idmap.text"

init\_pg\_dir for kernel image mapping

VA: KIMAGE\_VADDR / Compile time \_\_va(text)

PA: Runtime \_\_pa(\_text) in DRAM






## \_\_cpu\_setup

```
SYM_FUNC_START(__cpu_setup)
               vmalle1
               x1, #3 << 20
               cpacr_el1, x1
               x1, #1 << 12
               mdscr_ell, x1
       enable_dbg
       reset_pmuserenr_el0 x1
       reset_amuserenr_el0 x1
       mov_q x5, MAIR_EL1_SET
               mair_el1, x5
       mov_q x10, TCR_TxSZ(VA_BITS) | TCR_CACHE_FLAGS | TCR_SMP_FLAGS | \
                       TCR_TG_FLAGS | TCR_KASLR_FLAGS | TCR_ASID16 | \
                      TCR_TBI0 | TCR_A1 | TCR_KASAN_FLAGS
       tcr_clear_errata_bits x10, x9, x5
```




## \_primary\_switch





static \_\_always\_inline struct task\_struct \*get\_current(void)

#### init\_task




```
struct task_struct init_task
#ifdef CONFIG_ARCH_TASK_STRUCT_ON_STACK
        __init_task_data
#endif
        __aligned(L1_CACHE_BYTES)
        .thread_info = INIT_THREAD_INFO(init_task),
        .stack_refcount = REFCOUNT_INIT(1),
#endif
                       = init_stack,
        .stack
                       = REFCOUNT_INIT(2),
        .usage
        .flags
        .prio
                       = MAX_PRIO - 20,
        .static_prio = MAX_PRIO - 20,
        .normal_prio = MAX_PRIO - 20,
                       = SCHED_NORMAL,
        .cpus_ptr
                       = &init_task.cpus_mask,
                       = CPU_MASK_ALL,
        .nr_cpus_allowed= NR_CPUS,
                       = &init_mm,
                       = INIT_TASK_COMM,
                       = INIT_THREAD,
                       = &init_files,
EXPORT_SYMBOL(init_task);
```



#### **IRQ Vectors**

Table D1-5 Vector offsets from vector table base address

Exception taken from	Offset for exception type			
	Synchronous	IRQ or vIRQ	FIQ or vFIQ	SError or vSError
Current Exception level with SP_EL0.	0x000a	0x080	0x100	0x180
Current Exception level with SP_ELx, x>0.	0x200a	0x280	0x300	0x380
Lower Exception level, where the implemented level immediately lower than the target level is using AArch64. <sup>b</sup>	0x400 <sup>a</sup>	0x480	0×500	0x580
Lower Exception level, where the implemented level immediately lower than the target level is using AArch32.b	0x600ª	0x680	0x700	0×780






## start\_kernel

- Architecture Setup (setup\_arch)
- Memory Subsystem init
- Schedule init
- IRQ init
- Timer init
- Console init
- Reset Init




#### start\_kernel -> setup\_arch






## start\_kernel -> setup\_arch -> paging\_init






## start\_kernel -> setup\_arch -> bootmem\_init





## start\_kernel -> setup\_arch -> psci\_dt\_init


- Firmware intrface implementing CPU power related operations specified by ARM PSCI spec
- Including CPU\_ON/OFF/SUSPNED/MIGRATION and etc.



```
psci {
        compatible = "arm,psci-1.0";
        method = "smc":
 cpus -
        #address-cells = <1>;
        #size-cells = <0>;
        idle-states {
                entry-method = "psci";
                cpu pd wait: cpu-pd-wait {
                       compatible = "arm,idle-state";
                       arm,psci-suspend-param = <0x0010033>;
                       local-timer-stop:
                       entry-latency-us = <1000>;
                       exit-latency-us = <700>;
                       min-residency-us = <2700>;
                };
        A53_0: cpu@0 {
                device_type = "cpu";
                compatible = "arm,cortex-a53";
                reg = <0x0>;
                enable-method = "psci";
                next-level-cache = <&A53 L2>;
                operating-points-v2 = <&a53 opp table>;
                cpu-idle-states = <&cpu pd wait>:
                #cooling-cells = <2>;
const struct cpu operations cpu psci ops = {
                            = "psci".
         .name
         .cpu init
                            = cpu_psci_cpu_init,
                            = cpu_psci_cpu_prepare,
         .cpu_prepare
                           = cpu psci cpu boot.
         .cpu boot
#ifdef CONFIG HOTPLUG CPU
         .cpu can disable = cpu_psci_cpu_can_disable,
         .cpu disable
                           = cpu psci cpu disable.
         .cpu die
                            = cpu psci cpu die,
         .cpu_kill
                            = cpu_psci_cpu_kill,
#endif
arch/arm64/kernel/psci.c
```



#### start\_kernel -> mm\_init






#### start\_kernel -> sched\_init struct sched\_class \*next stop\_sched\_class dl\_sched\_class cfs\_sched\_class idle\_sched\_class root\_task\_group.se = (struct sched\_entity \*\*)ptr; struct sched\_class \*next struct sched\_class \*next struct sched\_class \*next struct sched\_class \*next ptr += nr\_cpu\_ids \* sizeof(void \*\*); enqueue\_task enqueue\_task root\_task\_group.cfs\_rq = (struct cfs\_rq \*\*)ptr; ptr += nr cpu ids \* sizeof(void \*\*); IDLE-Task schedule Stop scheduler Deadline scheduler RT scheduler CFS scheduler idle\_task.c deadline.c stop\_task.c SCHED\_NORMAL SCHED\_FIFO init\_cfs\_rq(&rq->cfs); SCHED\_DEADLINE SCHED\_RR SCHED\_IDLE for\_each\_possible\_cpu init\_rt\_rq(&rq->rt); init\_dl\_rq(&rq->dl); sched\_init sched fork(0, idle) cfs sched class init\_idle(current, smp\_processor\_id()) struct sched\_class \*next \_set\_task\_cpu enqueue task struct task\_struct idle\_thread\_set\_boot\_cpu struct cfs\_rq cfs struct sched\_class \*sched\_class struct rt\_rq rt struct rb\_node run\_node struct sched\_entity se init\_sched\_fair\_class struct dl\_rq dl



#### start\_kernel -> init\_IRQ



#### start\_kernel -> time\_init

```
fixed rate

    fixed factor

                                                                                                                 gate
time_init
                                            clk_provider->clk_init_cb
                                                                                 imx8mq_clocks_init
                      of_clk_init
                                                                                                                 devider
                                                                                                                 mux
                                      clock-controller@30380000 {
                                         compatible = "fsl,imx8mq-ccm";
reg = <0x30380000 0x10000>;
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
                                                                                                                 composite
                                                    <GIC SPI 86 IRQ TYPE LEVEL HIGH>;
                                         <&clk IMX8MQ_CLK_NOC>,
<&clk IMX8MQ_CLK_AUDIO_AHB>,
                                                        <&clk IMX8MQ AUDIO PLL2>;
                                         assigned-clock-rates = <0>, <0>, <26600
                                         <0>,
<&clk IMX8MQ_SYS1_PLL_800M>
                                                              <&clk IMX8MQ SYS2 PLL 500M
```



#### start\_kernel -> rest\_init





#### Start\_kernel -> rest\_init

# Enter the user world!

