













## **History**

## Initial: \* F1H non-GW **Premium** version **R7F2015-29** with 576k 512k

- \* IOC: all required ports available, UART should not be overused due to interrupts (finally 2 UARTs used: RVC, Trace; [IPC to Msoc will be Ethernet)
- \* Later stage: UART IPC => Ethernet IPC
- AM: MMB: open: exact SoC descriptions, flashing concept Valens/SoC: ok, PCIe for WiFi/UFS/M.2 for Xavier, memory size UFS/eMMC 2017/03/02, V0.6 2017/03/02, V0.7 AM: MMB: added Phys for new Mid-JPN variant 2017/03/03, V0.8 AM: MMB: USB OTG always for flashing, changed USB Inic to SPI Inic, changed low latency SoC-IOC from SPI to UART; open: switch configuration 2017/03/03, V0.9 AM: MMB: switch configuration from IOC and optional from Nvidia for MMB, optional E2P, added UART for flashing Valens (to be verified) debug AM: mainboard: keep SPI IPC and share SPI between Inic/DSP (SWDL only); open: RAMSES / MMBOX I2S: preliminary 2017/03/03, V0.10 SvS: CSB: added UG 6V3 Power for SDARS, corrected GPIOS to Antenna Supply Diagnosis, added UG 5V GNSS Diagnosis, added LDO and UG 1V2 Tuner 2017/03/06, V0.11 SvS: CSB: corrected connection between tuner lcs, added BB. 2017/03/08, V0.12 SvS: CSB: added TV alternatives with Parrot O3+ and Sony Rainbow. 2017/03/09, V0.13 2017/03/10, V0.14 SvS: CSB TV: removed USB from JPN variants. AM: MMB: used OTG to flash SoC (always there, to be verified), added I2S to MM-Box 2017/03/10, V0.15 2017/03/13, V0.16 SvS: CSB-TV: Corrected Merlin wiring. 2017/03/14, V0.17 SvS: CSB-TV: Replaced lines by connectors. SvS: CSB-TV: Replaced Merlin by Mercury to ensure ISDB-Tsb and TV in parallel. 2017/03/15, V0.18 2017/03/29, V0.19 SvS: CSB-TV: Separated the different alternatives to separate sheets. Added cost down variant with J5 Entry instead of Intel APL. AM: MMB: Maxim 96912H, added PMIC portion to LGA module, changed WiFi modules to CWM10/06 2017/04/11, V0.20 2017/04/13, V0.21 SvS: CSB: Changed tuner architecture back to NTG6 tuner architecture. Added CDR-Versions, added Mercury/Merlin for CDR. SvS: CSB: Added variant SDARS+CDR with Mercury/Merlin. 2017/04/26, V0.22 AM: MMB: changed USB architecture: OTG to Valens (Apple Carplay), added USB switch(initial flash Nvdia), JPN variant purely optional; added co-driver 2017/04/28, V0.23 display; Maxim: added phy's for RGMII connection display & lock status (additional Int GPIO for Nvidia needed: ok); added GPIO interrupts for Valens, removed MDIO from Valens; changed I2C architecture 2017/05/02, V0.24 AM: MMB: TDM signals Valens/Nvidia/DSP/Maxim AM: MMB: corrected PCIe connections 2017/05/03, V0.25
- 2017/05/03, V0.26 AM: Main: provided eth Phy chip, USB mux, SoC review: redefined PCIe/USB, added UART debug
- 2017/05/04, V0.27 AM: main: marked 2nd SoC UART debug, open: MDIO connections Valens / grafics
- 2017/05/04, V0.28 AM: version reviewed SW arch Martin Binner, no changes, only highlights
- 2017/05/04, V0.29 AM: updated grafic resolutions based on HSVL architecture NTG7 V1.00 with EVA2 (DAI)
- 2017/05/11, V0.30 AM: Main: move Mic Ramses to ½, move OTG to external port
- 2017/05/30, V0.31 SvS: CSB: removed RH850, removed EEPROM, adjusted LS, corrected RAM.
- 2017/06/06, V0.32 AM: MMB: extended with variants premium, premium+, entry+, CR236, ports SoC-side Maxim CSI swapped
- AM: MMB High variant re-added SPV cam 2017/06/07, V0.33
- 2017/06/07, V0.34 AM: MMB: 4 antennas in all variants, diplexers fix
- AM: removed non-Most layer (now: option for entry variants), added GPIO signals from to IOC for all variants 2017/06/08, V0.35
- 2017/06/12, V0.36 AM: added UART for DSP trace
- 2017/06/22, V0.37 AM: changed MMB USB B/C (as in NTG6@223)
- SvS: CSB: Added page "CSB-Radio\_Step2" with planned Step2 tuners; removed unnecessary pages. 2017/06/22, V0.38
- AM: added I2C DDC from Maxim to I2C[A], corrected view for USB lines 2017/06/27, V0.39
- SvS: CSB: Corrected Antenna circuit to latest plans from CoC Broadcast. 2017/06/28, V0.40
- SvS: CSB: Added boot flash to Mercury tuners. Added FM-VICS to TV JPN Step2. 2017/06/29, V0.41
- AM: extra I2C DDC removed (DDC only, no config port) 2017/06/29, V0.42
- AM: finalized UART on IOC, UART to DSP after removal of UART IPC bulk communication to SoC 2017/07/03, V0.43
- 2017/07/04, V0.44 AM: I2C on serializer not available when connected via UART
- 2017/07/07, V0.45 AM: DSRC not optional in High-Variants, added High-Spped lane port descriptions Parker/Ohara; MDIO for B0 optional from IOC
- 2017/07/07, V0.46 AM: corrected display resolutions & deserializer type according Email Ellen Cho (DAI) 7.7. 9:20; review B0 sample
- 2017/07/07, V0.47 SvS: CSB: corrected findings from Daimler review.
- 2017/07/12, V0.48 SvS: CSB: Reviewed all relevant variants with CoC Tuner.
- 2017/07/13, V0.49 SvS: CSB: Corrected some more minor findings. Changed some connections to reduce crossings.
- 2017/07/13, V0.50 SvS: CSB: Corrected HF Splitters for CSB-TV.
- 2017/07/17, V0.51 AM: BB switch is MII to IOC, UART speed to WLAN is 3MBit, Valens memory is 16Mbit, sideband RGMII only for Premium(+), standard module is CWM-71-225 for all variants, SoC QSPI type changed / clock changed to 102MHz, DAP[E] potentially 2xI2C, UART to ethernet IPC change with C-sample (wording), added USB 3.x preparation for Valens 6010; released for B0 sample
- 2017/07/19, V0.52 USB[B] and USB[C] swapped for USB 3 Superspeed connectivity
- AM: feedback from DAI review 0.51 (PiP resolution, SPV frequency, GPIO GNSS), removed x4 PCI in Xavier 2017/07/20, V0.53
- 2017/07/31, V0.54 AM: UART[E] marked for Xavier, debug interface DIRECTDC; swapped UART[B/C] for Xavier → debug is [C] for Xavier; Central Display / PIP => 60Hz;

corrected HSIO Xavier; updated performance settings for Nvidia SoC (still in review!) - corrections for released B0 sample

Export HU variants to Pdf (with history)