
Modern General Purpose Register Machines

Modern processors use many techniques to optimize execution.



The ARM ISA

Architecture Overview

- there are 37 registers, out of which 17 are visible to users
- 15 of these are general purpose (ro-r14), r15 is PC and there is a CPSR (common processor status register)
- Instructions are 32 bit fixed with, 16 bit for Thumb ISA.
- 3 operand format is used
- Only load and store can access the memory
- all instruction can be executed conditionally
- Main memory can be accessed in byte-by-byte manner

ARM register set

privileged modes

User	FIQ	IRQ	SVC	Undef	Abort
r0	r0	r0	r0	r0	r0
r1	r1	r1	r1	r1	r1
r2	r2	r2	r2	r2	r2
17 registers	r8-r12	registers	egisters: are a which are a ere in the pr	liased to th	e ones les.
r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)
r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)
r15 (pc)					
CPSR					
	SPSR	SPSR	SPSR	SPSR	SPSR
	1				

ARM processors modes

Modes are used to implement access control to the hardware resources.

There are 7 modes, and they can be accessed via specific interrupts. The interrupt handlers are located at the addresses shown below and have fixed priorities.

Mode	Address	Priority	Description
Undefined (undef)	OX4	6	for emulation of coprocessors
Supervisor (swi)	ox8	6	for operating system
Prefetch abort (abort)	oxC	5	instruction access problem
Data abort (abort)	OX10	2	memory management
Interrupt (irq)	OX18	4	regular interrupts
Fast Intr. (firq)	OX1C	3	fast interrupts (e.g. DMA)
System (sys)	ı	-	used for reentrant interrupts

Privilege modes can read and write to status registers and can access memory at any location.

System mode (sys) is a hybrid of Supervisor and User modes - it has privileges of supervisor mode, but uses user mode registers. Can be accessed only through CPSR bits.

Processor Status Registers

CPSR has following bits

Can be accessed

in any mode

Flag Bits (C) (24-31) Extension bits (8-15) Control Bits (C) (o-7) Cond (28-31) ||I/F/T (7-5)|| Mode (0-4) **Processor mode** Captures the Interrupt result condition **Control Bits** of currently I=1 disables IRQ executed F=disables FIQ, instructions T=o for ARM, T=1 for Thumb N = negative Z = zeroC = carry V = overflow

Manipulation of PSRs

To copy a register into a PSR:

```
MSR CPSR, RO ; Copy Ro into CPSR
MSR SPSR, RO ; Copy Ro into SPSR
MSR CPSR_f, RO ; Copy flag bits of Ro into CPSR
MSR CPSR_f, #1<<28 ; Copy flag bits (immediate) into CPSR
```

and to copy from a PSR:

```
MRS Ro, CPSR ; Copy CPSR into Ro
MRS Ro, SPSR ; Copy SPSR into Ro
```

Changing mode is done for example:

```
MRS Ro, CPSR ; Copy the PSR
BIC Ro, Ro, #&1F ; Clear the mode bits
ORR Ro, Ro, #new_mode ; Set bits for new mode
MSR CPSR_c, Ro ; write PSR back with control bits
```

Data Processing Instructions

	Arithmetic	Logicals	Comparisons	Data Movement Between Regs
S	addition subtraction nultiplication	And, or Shifts Rotations	cmp, cmn tst teq	mov, mvn

- These operations can have 3 operands: 2 source and 1 destination
- Only registers or immediate values can be operands
- Second operand can be passed through a barrel shifter
- Can be executed conditionally
- Can set the condition code in CPSR

Examples - add ro, r1, r2 ro =

add ro, r1, r2 r0 = r1 + r2 sub ro, r1, r2 r0 = r1 - r2 and ro, r1, r2 r0 = r1 & r2

Instruction Coding

Instructions are coded to identify the operation, the operands (3), conditions and shifts.

	31 30 29 28	27	2 6	25	242	2 3 2	2 2	21	20	19	18 17	16	15	1 4	1 3	12	11	1 (9	8	7	6	5	4	3	2	1	0
Data processing immediate shift	cond [1]	0	0	0	op	СО	de		s		Rn			R	ld		S	shif	t ar	nou	nt	shi	ft	0		F	Rm	
Miscellaneous instructions: See Figure 3-3	cond [1]	0	0	0	1	0	х	х	0	х	хх	Х	x	х	Х	Х	х	Х	Х	х	х	x	х	0	X	(X	X	x
ata processing register shift [2]	cond [1]	0	0	0	o	рсо	de		s		Rn			F	Rd			ı	Rs		0	shi	ift	1		F	₹m	
Miscellaneous instructions: See Figure 3-3	cond [1]	0	0	0	1	0	х	х	0	х	хх	х	х	х	х	х	Х	х	Х	х	0	x	х	1	×	×	×	x
Multiplies, extra load/stores: See Figure 3-2	cond [1]	0	0	0	X	Х	х	х	×	х	хх	Х	х	Х	Х	х	Х	Х	Х	х	1	x	х	1	x	×	×	x
Data processing immediate [2]	cond [1]	0	0	1	o	рсо	de		s		Rn			F	₹d			ro	tate)			im	me	dia	ate		
Undefined instruction [3]	cond [1]	0	0	1	1	0	х	0	0	x	хх	х	х	Х	X	х	x	Х	X	х	×	Х	Х	х	Х	×	X	×
Move immediate to status register	cond [1]	0	0	1	1	0 1	R	1	0		Mask			SI	30			ro	tate)			im	me	dia	ate		
Load/store immediate offset	cond [1]	0	1	0	Pι	J	В	W	L		Rn			R	d						im	med	dia	te	_			
Load/store register offset	cond [1]	0	1	1	РΙ	J	В	W	L		Rn			R	d		s	hif	t ar	nou	nt	shi	ft	0		F	۲m	
Undefined instruction	cond [1]	0	1	1	X	x	Х	Х	х	х	х х	х	х	Х	х	х	х	Х	X	х	х	Х	х	1	x	X	X	x
Undefined instruction [4,7]	1 1 1 1	0	х	Х	X	x	х	х	х	х	хх	х	х	Х	х	х	х	Х	Х	х	X	Х	Х	х	Х	X	X	×
Load/store multiple	cond [1]	1	0	0	РΙ	J	s	W	L		Rn								re	egis	ter	list						
Undefined instruction [4]	1 1 1 1	1	0	0	x	x	Х	Х	х	х	хх	х	х	Х	х	х	х	Х	×	х	X	Х	Х	х	Х	X	X	x
Branch and branch with link	cond [1]	1	0	1	L										24	-bit	off	se	t									
Branch and branch with link and change to Thumb [4]	1 1 1 1	1	0	1	Н										24	-bit	off	se	t									
Coprocessor load/store and double register transfers [6]	cond [5]	1	1	0	РΙ	J	N	W	L		Rn			C	Rd		O	;p_	nuı	n			8-1	bit o	offs	set		
Coprocessor data processing	cond [5]	1	1	1	0	op	СС	de	1		CRn			CI	Rd		С	;p_	nuı	n	ор	code	e2	0		С	Rn	n
Coprocessor register transfers	cond [5]	1	1	1	0 0	рс	od	e1	L		CRn			F	₹d		С	;p_	nuı	n	ор	code	e2	1		С	Rn	n
Software interrupt	cond [1]	1	1	1	1										SW	/i nu	ıml	ber										
Undefined instruction [4]	1 1 1 1	1	1	1	1	X	х	х	Х	х	х х	Х	х	Х	Х	х	Х	Х	Х	X	Х	Х	х	Х	Х	х	Х	х

Conditional execution

All instructions can be executed conditionally:

add[cc][s] ro, r1, r2 addeq ro, r1, r2

condition code refers CPSR condition bits from previous execution

Mnemonic	Condition	Mnemonic	Condition
CS	Carry S et	CC	Carry Clear
EQ	Equal (Zero Set)	NE	Not E qual (Zero Clear)
VS	Overflow Set	VC	Overflow C lear
GT	Greater T han	LT	Less Than
GE	Greater Than or E qual	LE	Less Than or $Equal$
PL	Plus (Positive)	MI	Minus (Negative)
HI	Higher Than	LO	Lower Than (aka CC)
HS	Higher or S ame (aka CS)	LS	Lower or S ame

above instruction will be executed when Z bit is set in CPSR from previous results

Conditional execution

Used to reduce code size, improve processor performance. Compare:

```
cmp ro, #0
BEQ label1
add r1, r2, r3
label1: ...


cmp ro, #0
addne r1, r2, r3
...

cmp ro, #0
addne r1, r2, r3
...

cmp ro, #2
beq L1
add r1, r1, r0
mul r2, r1, r2
L1: ...
cmp ro, #2
addne r1, r1, r0
mulne r2, r1, r2
```

The Barrel Shifter

The second operand can be passed through a barrel shifter for free. This allows implementation of shifts as well as efficient arithmetic operations.



Mnemonic	Description	Shift	Result
LSL LSR ASR ROR	logical shift left logical shift right arithmetic right shift rotate right	xLSL y xLSR y xASR y xROR y	$x \ll y$ (unsigned) $x \gg y$ (signed) $x \gg y$ ((unsigned) $x \gg y$) $(x \ll (32 - y))$
RRX	rotate right extended	xRRX	$(c \text{ flag} \ll 31) \mid ((\text{unsigned})x \gg 1)$

Various shift operations


logical shift left add ro, r2, r2, lsl #1

logical shift right add ro, r2, r2, lsr #1

arithmetic shift right add ro, r2, r2, asr #1

rotate right add ro, r2, r2, ror #1

rotate right extended add ro, r2, r2, rrx #1




How shifts are encoded

When second operand 31 is a register

- can be inside the instruction (5 bits): add ro, r1, r2, lsl #3
- can be from botton
 8 bits of another
 register: add ro, r1,
 r2, lsl r4

When second operand is an immediate value

 8 bits for immediate value and 4 bits for shift type: add ro, r1, r2, lsl #1



Some uses of shifts

```
Fast multiply by many small constants - // r2 = 45 x ro add ro, ro, ro, LSL #2 //ro = 5 x ro add r2, ro, ro, LSL #3 //r2 = 9 x ro

Instead of - mov r1, #45 mul r2, ro, r1
```

Arithmetic operations

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

ADC	add two 32-bit values and carry	Rd = Rn + N + carry
ADD	add two 32-bit values	Rd = Rn + N
RSB	reverse subtract of two 32-bit values	Rd = N - Rn
RSC	reverse subtract with carry of two 32-bit values	Rd = N - Rn - !(carry flag)
SBC	subtract with carry of two 32-bit values	Rd = Rn - N - !(carry flag)
SUB	subtract two 32-bit values	Rd = Rn - N

How to do 64-bit addition?

```
adds r2, r2, r0 adc r3, r2, r1
```

Logical operations

Syntax: <instruction>{<cond>}{S} Rd, Rn, N

AND	logical bitwise AND of two 32-bit values	Rd = Rn & N
ORR	logical bitwise OR of two 32-bit values	$Rd = Rn \mid N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn^{\wedge} N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \& \sim N$

Bit clear operation clears the bits of r1, that are specified in r2, and stores the result in ro.

bic ro, r1, r2

Comparison operations

Syntax: <instruction>{<cond>} Rn, N

CMN	compare negated	flags set as a result of $Rn + N$
CMP	compare	flags set as a result of $Rn - N$
TEQ	test for equality of two 32-bit values	flags set as a result of $Rn \wedge N$
TST	test bits of a 32-bit value	flags set as a result of Rn & N

No results are generated from these operations, only the NZCV bits of CPSR are updated.

Multiplications

MLA	multiply and accumulate	$Rd = (Rm^*Rs) + Rn$
MUL	multiply	$Rd = Rm^*Rs$

Syntax: <instruction>{<cond>}{S} RdLo, RdHi, Rm, Rs

SMLAL	signed multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
SMULL	signed multiply long	[RdHi, RdLo] = Rm*Rs
UMLAL	unsigned multiply accumulate long	[RdHi, RdLo] = [RdHi, RdLo] + (Rm*Rs)
UMULL	unsigned multiply long	[RdHi, RdLo] = Rm*Rs

Second operand can not be an immediate value.

The first operand should not be same as result register.

Branching instructions

```
Syntax: B{<cond>} label Like C's goto statement

BL{<cond>} label Used for function calls

BX{<cond>} Rm

BLX{<cond>} label Rm exchanges ARM and Thumb instructions
```

В	branch	pc = label pc-relative offset within 32MB
BL	branch with link	pc = label R14 lr = address of the next instruction after the BL
вх	branch exchange	pc = Rm & Oxfffffffe, T = Rm & 1
BLX	branch exchange with link	pc = label, $T = 1pc = Rm$ & Oxffffffffe, $T = Rm$ & 1 lr = address of the next instruction after the BLX

Branching conditions

Mnemonic Name		Condition flags
EQ	equal	\overline{Z}
NE	not equal	z
CS HS	carry set/unsigned higher or same	C
CC LO	carry clear/unsigned lower	С
MI	minus/negative	N
PL	plus/positive or zero	n
VS	overflow	V
VC	no overflow	ν
ΗI	unsigned higher	zC
LS	unsigned lower or same	Z or c
GE	signed greater than or equal	NV or nv
LT	signed less than	Nv or nV
GT	signed greater than	NzV or nzv
LE	signed less than or equal	Z or Nv or nV
AL		

Examples

Loops: consider the following:

```
What does this calculate?
          ro, #0
    mov
          r1, #0
    mov
loop
          ro, #10
    cmp
                               How do we test it? Can this code be
          fin
    bge
    add
          r1, r1, r0
                               compiled and run?
    add
          ro, ro, #1
        loop
                                          .section __TEXT, __text, regular,
fin
```

Consider a simple C program (a.c):

```
int main(){
    int i = 0;
    return o;
}
get assembly using:


cc -S a.c
which gives a.S
    contains lots of stuff for
    coordination with the operating
    system!
```

```
pure_instructions
  .build_version macos, 11, 0
    sdk_version 11, 1
  .globl _main
    Begin function main
  .p2align 2
_main:
       @main
  .cfi_startproc
; %bb.o:
  sub sp, sp, #16
                                ; =16
  .cfi_def_cfa_offset 16
  mov w8, #o
  str wzr, [sp, #12]
  str wzr, [sp, #8]
  mov xo, x8
  add sp, sp, #16
                                ; =16
  ret
  .cfi_endproc
```

-- End function

VISUAL: ARM emulator

The supported instructions are listed at: https://salmanarif.bitbucket.io/visual/supported_instructions.html



Several visualisation are available: Pointers, Memory Access, Shift operations, Stack use.

ARM ISA: 64 Bit addition

```
64 bit addition
                                   Comments
        V1: 12A2E640, F2100123
        v2: 001019BF,40023F51
        sum: 12B30000,32124074
    adr
         ro, valı
    Idmia ro, \{r1, r2\}
                                        Load and store instructions
         ro, val2
    adr
    ldmia ro, {r3, r4}
    adds r6, r2, r4
    adc r5, r1, r3
    adr ro, result
    stmia ro, {r5, r6}
val1
              OX12A2E640, OXf2100123
        dcd
              0x001019bf, 0x40023f51
val2
        dcd
result
        dcd
              OXO
```

directive to allocate one or more words of memory, aligned on four-byte boundaries

ARM ISA: Lookup table example

```
lookup table for factorials.
                       psuedo-instruction for getting address of a label
          r10, data
    adr
    adr
          r11, value
          r1, [r11, #0]
    ldr
          r1, r1, lsl #0x2
   mov
          r10, r10, r1
   add
   ldr r2, [r10]
    adr
       r3, result
       r2, [r3]
    str
        dcd 1, 1, 2, 6, 24, 120, 720, 5040
data
value dcd
           6
result dcd
              OXO
```

Factorial is not calculated but obtained from a list.

ARM ISA: Function Definition


Branching instructions are also used for calling functions. In this case you need to return back to the instruction where the call was made.

```
main
    adr
          r1, hdigit
                        branch and "link" to this location
          func
          r1, result.
    adr
          ro, [r1]
    str
    bl
          stop
func
        adds 2 if ro <= oxa
        adds 3 if ro > oxa
        ro, #oxoa
    cmp
    ble next
         ro, ro, #0x1
    add
next
         ro, ro, #0x2
    add
          pc, lr
    mov
hdigit
       dcd
              oxb
result
       dcd
              OXO
stop
```

Load and Store instructions

Syntax: <LDR|STR>{<cond>}{B} Rd,addressing¹ LDR{<cond>}SB|H|SH Rd, addressing² STR{<cond>}H Rd, addressing²

LDR	load word into a register	Rd <- mem32[address]
STR	save byte or word from a register	Rd -> mem32[address]
LDRB	load byte into a register	Rd <- mem8[address]
STRB save byte from a register		Rd -> mem8[address]




Addressing modes

```
Syntax: \langle LDR | STR \rangle \{\langle cond \rangle \} \{B\} | Rd, addressing^1
           LDR{<cond>}SB|H|SH Rd, addressing<sup>2</sup>
           STR{<cond>}H Rd, addressing<sup>2</sup>
                                                    Addressing<sup>1</sup> syntax
Addressing<sup>1</sup> mode and index method
Preindex with immediate offset
                                                     [Rn, #+/-offset 12]
                                                     [Rn, +/-Rm]
Preindex with register offset
Preindex with scaled register offset
                                                     [Rn, +/-Rm, shift #shift imm]
Preindex writeback with immediate offset
                                                     [Rn, \#+/-offset 12]!
                                                     [Rn, +/-Rm]!
Preindex writeback with register offset
Preindex writeback with scaled register offset
                                                     [Rn, +/-Rm, shift \#shift imm]!
Immediate postindexed
                                                     [Rn], \#+/-offset 12
Register postindex
                                                     [Rn], +/-Rm
Scaled register postindex
                                                     [Rn], +/-Rm, shift #shift imm
```

Load/Store addressing mode: displacement


str r0, [r1]
ldr r2, [r1]

Basic mode load and store



Load/Store addressing mode: displacement


• 12 bit offset : **str r0**, [r1,#12] Is this 12 bit offset useful?



 a register optionally shifted: str r0, [r1, r2, lsl#2] does same as above if r2 contains 3.

Load/Store addressing mode: displacement with increments


- pre-indexed addressing: **str r0**, **[r1**,#**12**]!
- post-indexed addressing: **str r0**, **[r1]**, **#12**




- or: str r0, [r1], r2, lsl#2
 does same as above if r2 contains 3.
- used in array access

Atomic Byte Swaps

- None of these registers is PC



Atomic Byte Swaps for locking



What happens in multiple core microprocessors?

Atomic Byte Swaps for locking

```
How do we implement this?

Lock is stored in [R1]

try: MOV Ro,#1

SWP R2,R0,[R1,#0] Set lock to 1 and also check if it was 1 before.

CMP R2,#1

BEQ try

// can access the resource here

Do work

// resource usage finished

MOV Ro,#0

SWP R2, R0, {R1,#0} Decrement lock to 0
```

Can this work in presence of malicious users?

Load / Store Exclusive

Locks can also be created using LDREX and STREX, which provide exclusive access to memory locations.

LDREX and STREX should be paired and refer to the same memory location.

```
MOV r2, #1
[r1] is marked for exclusive access

LDREX ro, [r1]
CMP ro, #0
STREXEQ ro, r2, [r1]
CMPEQ ro, #0
BNE try


Checks to see if STREX had success why?

// resource can be used here
do work

// release the lock, how?
```

Load/Store multiple registers


- Idm, stm: stmfd sp!,{regs,lr}
- Idm[ia|ib|da|db] or stm[ia|ib|da|db]
- 1 to 16 registers can be moved to/from memory by one instruction




- Base register is used for memory address (normally on stack)
- Lowest register is transferred to lowest memory location
- used for
 - saving context (e.g. in function calls)
 - memory movements

Aside: Stack Operation

- Base pointer and stack pointer
- Stack pointer points to last occupied full address (full descending "FD" stack)
 needs pre-decrement before push (on a normal stack)




Stack Operation Examples With multi-Load/Store



Program layout in memory

A program can be assumed to have a linear and continuous memory allocated to it.
Here is how it looks like when a function call is made.



Function calling conventions


Suppose the following code is compiled into a program.

```
int add1(int x) { // callee
    int y; //local variables
    return y = x + 1;
}
int main(int argc, char **argv) { // caller
    int i = 0;
    printf("%d\n", add1(i));
    return 0;
}
```

Following steps are taken when the program executes:

- Store arguments for callee to access = fill in registers or stack.
- Call callee = change PC to point to callee.
- Callee acquires storage for local variables on stack and stores any registers it may be changing.
- Callee performs its function.
- Callee puts results in registers or on stack for caller to access.
- Callee restores saved registers. -
- Callee returns control to caller by changing PC using link register or PC value stored on stack.

ARM ISA: actual function definition



ARM Procedure Call Standard (ACPS)

The function calling process is standardised in ACPS.

registers	name	intended function	Notes
r0-r3	a0-a3	argument passing, a0 for integer results	Caller saved if needed
r4-r8	v1-v5	register variable	should return unchanged, callee saves else
r9,r10	sb/v6,sl/v7	stack base, stack limit	"" ""
r11	fp	frame pointer	Can be used as scratch if saved properly
r12	ip	scratch/ new sb	IIII IIII
r13	sp	Lower end of current stack frame	1111 1111
r14	lr	Link register	***************************************
r15	рс	Program counter	"" ""

Software Interrupt

SWI is used to call OS functionality (system calls) which run at higher privilege mode (SVC). SWI_number is passed to the interrupt service routine to determine which system call to serve. The argument for the syscall are located in standardized locations (registers or stack).

Syntax: SWI {<cond>} SWI_number SWI is called SVC now.

SWI	software interrupt	lr_svc = address of instruction following the SWI
		$spsr_svc = cpsr$ $pc = vectors + 0x8$ $cpsr mode = SVC$
		pc = vectors + 0x8
		$cpsr \mod = SVC$
		cpsr I = 1 (mask IRQ interrupts)