



Buses and peripherals


Bus: How it is attached: specifies how the data should be exchanged over

a medium.

Buses: operation




Buses



Buses: controlling the shared resource

Single Master controls the bus



Cheap, simple to implement, low throughput. e.g. USB, SPI


slaves to start or stop

access to the slaves

Buses: controlling the shared resource

Multiple masters need

Independent polling



arbitration for accessing bus.


e.g. ARM AMBA, PCI. High throughput control logic with devices.
(all devices share same clock)

first come first serve or

Buses: controlling the shared resource

Multiple masters daisy

Grants are passed along




chained

the daisy chained link

Buses: controlling the shared resource

Multiple masters daisy

Distributed arbitration





When a device becomes master, all others become slaves

e.g. CAN and I2C. easy to implement, 1-2 wires sufficient, for slow

chained without arbiter


Buses: strobe and handshake

Grant type: atomic, split




Modes of transfer

Program-controlled I/O




Interrupt Initiated I/O



Scalable

DMA Controller

CPU as a master of the system bus doesn't need to oversee data transfer




Here peripheral (.e.g GPU) and memory sit on same bus.

Single, block, demand transfers can be supported


I²C Bus

2-wire, 7 or 10 bit address, various transfer speeds, non-extensible



I2C Bus


Transfers: single/combined




Clock stretching, arbitration

SPI bus

Full duplex, 4-wire, synchronous, master-slave bus (each slave needs its enable)




Simple transmission,




JTAG bus

Testing, diagnosis and fault isolation: de facto standard for embedded




Target access ports (TAPs)

TMS and TCK are used together to change



JTAG bus: TAP controller




JTAG bus: instructions

```
attribute INSTRUCTION_LENGTH of EP1C3T100 : entity is 10;
```

ARM AMBA

Advanced Microcontroller Bus Architecture: defacto standard in u-controllers



AMBA AHB

- * High performance
- * Pipelined operation
- * Multiple bus masters
- * Burst transfers
- * Split transactions


AMBA ASB

- * High performance
- * Pipelined operation
- * Multiple bus masters


AMBA APB

- * Low power
- * Latched address and control
- * Simple interface
- * Suitable for many peripherals


ARM AHB: connections




ARM AHB: simple transactions




ARM AHB: simple transactions with delay




ARM AHB: pipelining for high bandwidth




ARM AHB: address decoder




ARM AHB: arbiter




ARM APB: bridge





ARM APB: slave



ARM APB: transactions



ARM AXI4



ARM APB: write cycle

