Re-implement “Constraint Solving for Synthesis and Veriﬁcation of Threshold Logic Circuits”

LSV Final Project Report

r10943109丁宣勻 r10943089陳妍喻

I. Introduction

In our final project, we tried to re-implement the paper “*Constraint Solving for Synthesis and Verification of Threshold Logic Circuits*” written by Nian-Ze Lee and Jie-Hong R. Jiang from National Taiwan University, which was published on *2020 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*.

Since threshold logic (TL) circuits are gaining increasing attention due to their strong bind to neural network applications, the automatic synthesis and verification of TL circuits are important.

The paper formulated the collapse operation for TL functions and a necessary and sufficient condition for collapsibility, which can achieve an average of 18% gate count reduction on top of synthesized TL circuits. It also proposed 2 ways to verify the collapsed TL circuits: TL-to-MUX tree, TL-to-PB constraints. Both ways can perform equivalence checking of TL circuits, and therefore verify the correctness of collapsed TL circuits.


In our final project, we tried to re-implement the collapse operation for TL functions and the TL-to-MUX tree conversion for verification.

II. Problem Formulation

From a general perspective, given a TL circuit, minimize its TLG counts as much as possible by performing collapse operation.

From a local perspective, given two TLGs *u* and *v*, decide whether two TLGs can be merged into one TLG or not.

To simplify the problem, the paper considered the special form of linear combination of *u* and *v* as the following formulation states and Figure 1.




Given two TLGs *u* = [a1, …, an; Tu] with inputs (x1, …,xn) and *v* = [b1, …, bm; Tv] with inputs (y1, …,ym), let *u* be a fanin of *v*, and assume y1 = zu. The *TLG collapsing problem of u to v via linear combination* asks whether there exists two positive parameters *k* and *l* such that the TLG ¯v ( k , l ) = [ka1, …, kan, lb2, …, lbm; kTu + l (Tv − b1) ] with inputs (x1, …, xn, y2, …, ym) satisﬁes f¯v (x1, …, xn, y2, …, ym) = fv ( fu (x1, …, xn), y2, …, ym) for all truth assignments to variables (x1, …, xn, y2, …, ym).


III. Methods

1. Synthesis

In the paper, it defined three functions




and four sets of truth assignments




Based on the above truth assignments, the paper derived 2 theorems which can decide the collapsing feasibility and find the parameter *k* and *l* if the collapsing is feasible.

Theorem 1 forms the necessary and sufficient conditions for collapsing. However, it is difficult to compute due to the need of solving Subset Sum Problem, which is a NP-hard problem.



Theorem 2 implies the sufficient conditions for collapsing and it is efficient to compute. The time complexity is linear to the fanin size of the TLG.



We and the paper both apply Theorem 2 for collapsing TLGs.

1. Verification


The paper proposed two methods for verifying whether two given TL circuits have the same functionality. One is MUX-based verification method, the other is PB-based verification method.

In our implementation, we performed MUX-based verification method to verify our collapsed circuits: Given two TL circuits, we first convert TL circuits into equivalent Boolean logic circuits which are based on MUX gates, and apply the command `*cec*` in ABC environment for equivalence checking.


VI. Re-implementation


Our goal is that given a TL circuit, minimize its TLG counts as much as possible by performing collapse operation, and also verify the correctness of the results.

Figure 2 is our flow. Figure 3 is the pseudocode for `*Collapse circuit*`. Figure 4 is the pseudocode for `*Verify collapsed circuit*`.












Table I. Statistics of collapsing AIG circuits and the comparison to the statistics in the paper.




Table II. Comparison to different maximum bound setting.




Table III. Comparison to different bound increment per iteration.

V.

Experimental Results

Same as the paper, we developed in ABC environment, and we used the combinational logic of circuits in ISCAS benchmark suites for evaluation. The fanout bound parameter B was set to be increased from 1 up to 100 iteratively. Different from the paper, we did not impose any fanin size limitation nor any weight/threshold value limitation.

The experimental results are in Table I, II III.

In Table I, our collapse rates were worse than the collapse rates in the paper. This may result from the fact that we did not impose any limitation on fanin size or weight/threshold value The collapsed TLGs may have a large number of fanins or have higher weight/threshold value, which may make it more difficult to merge these collapsed TLGs at the later stage.

In Table II, we imposed different maximum fanout bound parameter B and increased the bound from 1 up to B iteratively. The statistics showed that the bigger parameter B was, the better the collapse rate was. This is very reasonable because a bigger fanout bound parameter B means a more flexible constraint on collapsing.

In Table III, we imposed different bound increments. As the statistics showed, the collapse rate became worse if the increment was bigger. This phenomenon confirmed the statement in the paper, which stated that if no limitation is imposed from the beginning, a TLG with large fanout size would be collapsed to all its fanouts earlier if collapsible, resulting in a large number of collapsed TLGs, which are more difficult to be collapsed with other TLGs.

VI. Summary

We re-implemented the paper “*Constraint Solving for Synthesis and Verification of Threshold Logic Circuits*”. However, our results differed from the statistics in the paper. This phenomenon may be result from the fact that we imposed less limitation on collapse operation.