

Clock \Rightarrow gives us the signal, which can be:

- active high (semnalul crește)
- active low (semnalul scade)


Stare instabilă \Rightarrow Oscilații
(Metastability)



We Don't Want That!


Vrem să avem o stare stabilă!

S-R Latch:



S	R	Q	QN
1	0	1	0
1	1	0	0
0	1	0	1
0	0	last Q	last QN


FORBIDDEN COMBINATION



când timpul
minim e mai
mic decât
timpul folosit!


când ambele
devin brusc
zero \Rightarrow apar
oscilații

\bar{S} - \bar{R} Latch:




\bar{S}	\bar{R}	Q	QN
1	0	0	1
1	1	last Q	last QN
0	1	1	0
0	0	1	1

\bar{S} - \bar{R} Latch with Enable:



C	S	R	Q	QN
1	1	0	1	0
1	1	1	1	1
1	0	0	last Q	last QN
1	0	1	0	1
0	X	X	last Q	last QN

Pentru
NAND Gates,
better start with
1 cases




When $C = 1$: behaves normally

$C = 0$: remains in previous state


!! $S = R = 1$, C - changes from 1 to 0 \Rightarrow
 \Rightarrow METASTABILITY

D - Latch:



\rightarrow nu tre sa se schimbe!! Altfel apar oscilatii!!

C	D	Q	QN
1	0	0	1
1	1	1	0
0	x	last Q	last QN



Doamne să
ne ajute pe toți!


→ aici apar oscilațiile

⇒ D se schimbă în cele
2 perioade de timp!!

Când $C = 1 \Rightarrow$ $D = 0 \Rightarrow Q = 0$
 $D = 1 \Rightarrow Q = 1$


Când $C = 0 \Rightarrow D$ și Q păstrează valoarea anterioară

Positive Edge Triggered D FF



D	CLK	Q	QN
1	1	0	1
1	1	1	0
X	0	last Q	last QN
X	1	last QN	last Q

Negative Edge D Ff



D	CLK	Q	QN
0	\downarrow	0	1
1	\downarrow	1	0
x	0	last Q	last QN
x	1	last Q	last QN