



## **PROIECT CID**

• Rezolvarea temei de proiect pe hartie :










- Capturi de ecran :
- Circuitul combinational: MUX2:1

C:/Miruna/LupuMiruna\_2111\_Proiect\_CID.srcs/sources\_1/new/mux2\_1.vhd

```
library IEEE;
         use IEEE.STD_LOGIC_1164.ALL;
2
4
5 🖨
         entity mux2_1 is
6 7 8 9
         Port ( I0 : in STD_LOGIC;
             Il : in STD_LOGIC;
a : in STD_LOGIC;
y : out STD_LOGIC);
10 🖨
      end mux2_1;
11
12 🖨
         architecture Behavioral of mux2_1 is
13 :
14 :
15 <del>|</del>
         process (I0,I1,a)
         begin
17 © O
18 O
19 20 O
           if a='0' then
                y <= I0;
           y <= I1 ;
end if;
21 🗀
22 🖨
         end process;
23
24 🖨
         end Behavioral;
25 ;
```

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity testmux2_1 is
   -- Port ();
   end testmux2 1;
   architecture Behavioral of testmux2_1 is
   component mux2_1 is
   Port ( I0 : in STD_LOGIC;
            Il : in STD LOGIC;
            a : in STD LOGIC;
            y : out STD_LOGIC);
   end component mux2_1;
   signal in0, in1, outy, a, b, c: std logic;
   begin
O |in0 <= (not b) or c;
inl <= b or (not c);</pre>
   MUX: mux2_1 port map ( I0 => in0, I1 => in1, a => a, y => outy);
   generate_ina: process
   begin
O a <= '0'; wait for 5 ns;
O a <= '1'; wait for 5 ns;
   end process;
 generate_ina: process
 begin
 a <= '0'; wait for 5 ns;
 a <= '1'; wait for 5 ns;
 end process;
 generate_in0: process
 begin
 b <= '0'; wait for 3 ns;
 b <= '1'; wait for 3 ns;
 end process;
 generate_inl: process
 begin
 c <= '0'; wait for 2 ns;
 c <= '1'; wait for 2 ns;
 end process;
 end Behavioral;
```



## - Circuitul secvential: Bistabilul D

C:/Miruna/LupuMiruna\_2111\_Proiect\_CID.srcs/sources\_1/new/bistabil.vhd

```
Q | ||| | ← | → | || || | || | || | || | || | || | || | || | || | || | || |
          library IEEE;
          use IEEE.STD_LOGIC_1164.ALL;
 3
 4
 5 🖨
          entity bistabil is
             Port ( D : in STD_LOGIC;
 6
                      CLK : in STD LOGIC;
 8
                     R : in STD LOGIC;
                     Q : out STD_LOGIC);
10 🖨
         end bistabil;
12 🖨
         architecture Behavioral of bistabil is
13
          signal qint: std_logic;
15
16
17
18 🖨
          bistabil: process(R, CLK)
19
          begin
19 | begin

20 | if (R = '1') then

21 | o | qint<= '1';

22 | o | elsif (CLK'

23 | o | qint <= d;
          qint<= '1';
             elsif (CLK'event and falling_edge (CLK)) then
               qint <= d;
24
               else
25
                qint <= qint;
26 🖨
          end if;
27 🖨
          end process;
28
29
      Q <= qint;</pre>
           end Behavioral;
```

## **SIMULAREA:**

```
library IEEE;
             use IEEE.STD LOGIC 1164.ALL;
 5 🕀
             entity testbench_dff is
             end testbench dff;
 7 :
8 😓
             architecture Behavior of testbench_dff is
               component bistabil is
                                                     -- componenta bistabilului
                 Port ( D : in STD_LOGIC;
12
13
                               CLK : in STD_LOGIC;
R : in STD_LOGIC;
14
15 🖨
                              Q : out STD_LOGIC);
              end component;
16 ¦
               component mux2 1 is
                                                       -- componenta mux2:1
18
19
                     Port ( I0 : in STD_LOGIC;
I1 : in STD_LOGIC;
20
21
                               a : in STD_LOGIC;
                                v : out STD LOGIC);
22 🖨
                 end component;
23
24
25
                   constant clk p : time := 10 ns;
                                                               -- perioada de timp
26
27
                   signal clock : STD_LOGIC := '0';
signal reset : STD_LOGIC := '0';
                  signal post: STD_LOGIC:= "0;
signal Q: STD_LOGIC:= "0;
signal Q: STD_LOGIC:= "1";
signal D0, D1, D2: STD_LOGIC:= "1"; --pearts Qo negat intrucat o folosim la doar mux-uri
signal muxl_I1: STD_LOGIC:= "1"; -- poarts Qo negat intrucat o folosim la doar mux-uri
29
31
C:/Miruna/LupuMiruna_2111_Proiect_CID.srcs/sim_1/new/simulation.vhd
 Q 🗎 ← → 🐰 🖺 🖿 🗡 // 🖩 🗘
 31
                    signal muxl_I1 : STD_LOGIC :='1'; -- poarta or intre Q0 negat si Q1
 33
              begin
 35
36
37
38
39
40
41
                   not 00 <= not 0(0):
        00
                   mux1_I1 <= (not Q(0)) or Q(1);
                   BST0: bistabil port map( D => D0, CLK => clock, R => reset, Q => Q(0)); -- 3 bistabile realizate de starea viitoare din tabelul de adevar BST1: bistabil port map( D => D1, CLK => clock, R => reset, Q => Q(1)); BST2: bistabil port map( D => D2, CLK => clock, R => reset, Q => Q(2));
                   \label{eq:mux2_1} \begin{split} &\text{MUX0: mux2_1 port map(IO => Q(1), I1 => Q(1), a => Q(2), y => D0);} \\ &\text{MUX1: mux2_1 port map(IO => '0', I1 => mux1_I1, a => Q(2), y => D1);} \\ &\text{MUX2: mux2_1 port map(IO => not_Q0, I1 => not_Q0, a => Q(2), y => D2);} \end{split}
 42
43
                                                                                                                -- 3 mux-uri realizate de starea viitoare din tabelul de adevar
 44 ...
45 ...
46 ...
47 ...
48 ...
49 ...
50 ...
51 ...
52 ...
53 ...
54 ...
                   clk: process
begin
         0000
                             clock <= '0':
                             wait for clk_p/2;
clock <= '1';
                             wait for clk_p/2;
 55 :
56 (=)
57 :
58 :
                stim: process -- procesul de reset
       0000
 59
60
                           wait for 10 ns;
reset <= '0';</pre>
 61 :
                            wait;
  55
  56 🖯
                  stim: process -- procesul de reset
  57
58
59
60
61
                        begin
                                   reset <= '1';
           O
                                   wait for 10 ns:
           Ō
                                   reset <= '0';
           0
                                   wait;
  62 🖨
                        end process;
  63
  64 🖨
                  end;
```

## **REZULTATUL SIMULARII:**