Student: Sâmboan Miruna

An: IIB

Grupa: 2125

Documentație PROIECT CIRCUITE INTEGRATE DIGITALE

Temă proiect:

Automatul de tranziții: 4

Bistabil: D, Bistabil D

Implementare: I.doar MUX 2:1

Instrucțiune concurentă: i. CASE

Reprezentarea proiectului pe hârtie


PROIECT CID

AUTOMATUL DE TRANSIJII: 4

BISTABIL | NUMERATOR: D, BUSTONIO D


IMPLEMENTARE: I door MVX 2:1

INSTRUCTIONE CONSURENTA: W CASE



BISTABIL	Δ	
h	alk	Action
٨	X	Resit
0	Ł	A+D
otherwise		Wait

	AGELUL DE ADEYAR					
	0,2	0.	Olo	Q2+	9,+	Oro
To {-	0	0	0	(1	1, { A	0
	0	0	A	ITO 5 Jos	J°{ O	
	0	4	0	(x(0)	1 × (0)	X(0)
	0	٨		11/201	10	0
J., {	۸	0	0	X(0)	× (0)	x (1)
	٨	0	A	0	A	٨
	٨	٨	0	0	0	A
	٨	٨	٨	X(0)	x(ı)	x (i)



Rezolvarea temei de proiect în VIVADO

Surse de design

MUX 2:1

```
mux2.vhd
                                                                                                                          ? _ D Z X
C:/Temp/project1/project1.srcs/sources_1/new/mux2.vhd
Q \mid \square \mid \wedge \mid \rangle \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid \Omega
                                                                                                                                      Ф
 1 library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
4 \stackrel{\cdot}{\ominus} entity mux2 is
       Port ( i0 : in STD_LOGIC;
                il : in STD_LOGIC;
                 a : in STD LOGIC;
                 y : out STD_LOGIC);
9 end mux2;
10
11 - architecture Behavioral of mux2 is
12 | begin
13 | mu
        mux2: process (il, i0, A) begin
14
       case(A) is
15
              when '0' => y <= i0;
16
17
                  when 'l' => y <= il;
when others => y <= '0';
             end case;
19
        end process;
20
21 end Behavioral;
```

Bistabil D

```
dff.vhd
                                                                                                                             _ D @ X
C:/Temp/project1/project1.srcs/sources_1/new/dff.vhd
                                                                                                                                       ×
Ф
 l library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                                                                                                                                      ^
 4\stackrel{\dot{}}{\ominus} entity dff is
       Port ( d : in STD_LOGIC;
                 clk : in STD LOGIC;
                  r : in STD_LOGIC;
                  q : out STD_LOGIC;
                  qn : out STD LOGIC);
10 🖨 end dff;
11
12 \stackrel{\dot{}}{\ominus} architecture Behavioral of dff is
13
14 signal qint : std_logic;
15
16 begin
17
18 - flipflop: process(r,clk)
19 begin
20 \stackrel{.}{\bigcirc} if r = '1' then
21 | qint <= '0';

22 | elsif falling_edge (clk) then

23 | qint <= d;

24 | else

25 | qint <= qint;

26 \( \ho \) end if;
27 end process;
28 |
29 | q <= qint;
30 | qn <= not qint;
31
32 end Behavioral;
```

Automatul de tranziții

```
automat1.vhd
                                                                                                      _ D 2 X
C:/Temp/project1/project1.srcs/sources_1/new/automat1.vhd
ø
 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 4 - entity automatl is
       Port ( clk : in STD_LOGIC;
              r : in STD_LOGIC;
              q : out STD_LOGIC_VECTOR (2 downto 0));
 8 end automatl;
10 \dot{\ominus} architecture Behavioral of automatl is
11
12 🖯 component dff is
     Port ( d : in STD_LOGIC;
13
         clk : in STD_LOGIC;
r : in STD_LOGIC;
15
16
17
              q : out STD_LOGIC;
qn : out STD_LOGIC);
18 end component dff;
19
20 🖯 component mux2 is
     Port ( i0 : in STD_LOGIC;
21
          il : in STD_LOGIC;
22
23
24
              a : in STD_LOGIC;
              y : out STD LOGIC);
25 end component mux2;
26
27
      signal net1, net2, net3, net4: STD_LOGIC;
28
      signal qint: std_logic_vector(2 downto 0);
29
      signal d: std_logic_vector(2 downto 0);
30
31
    begin
32
33
34
      Ul: mux2 port map (i0=>'1', i1=>'0', a=>qint(1), y=>net1);
35
      U2: mux2 port map (i0=>net1, i1=>'0', a=>qint(2), y=>d(2));
36
37
       U3: mux2 port map (i0=>'1', i1=>'0', a=>qint(0), y=>net2);
       U4: mux2 port map (i0=>net2, i1=>'0', a=>qint(1), y=>net3);
38
39
       U5: mux2 port map (i0=>net3, i1=>qint(0), a=>qint(2), y=>d(1));
40
      U6: mux2 port map (i0=>qint(0), i1=>'0', a=>qint(1), y=>net4);
      41
      U7: mux2 port map (i0=>net4, i1=>'1', a=>qint(2), y=>d(0));
43 ⊖
      UTO: dff port map (q => qint(0),
44
                        d => d(0),
                        clk => clk,
46 🖒
                        r => r);
47
48 \ominus UT1: dff port map (q => qint(1),
49 |
                        d => d(1),
50
51 🖨
                        r => r):
52 :
53  UT2: dff port map (q => qint(2),
54 !
                       d => d(2),
55
                        clk => clk.
56 🖨
                        r => r);
57 🖨 end Behavioral;
```

Sursele de simulare si rezultatele simulării

MUX 2:1

-sursa simulării

```
test_mux.vhd
                                                                                                                   ? _ D Z X
C:/Temp/project1/project1.srcs/sim_1/new/test_mux.vhd
٠
 library IEEE;
use IEEE.STD_I
     use IEEE.STD_LOGIC_1164.ALL;
 4 \stackrel{\cdot}{\ominus} entity test_mux is
 5 -- Port ();
 6 end test_mux;
 8 - architecture Behavioral of test_mux is
10 🖨 component mux2 is
11 Port ( i0 : in STD_LOGIC;


12 i1 : in STD_LOGIC;

13 a : in STD_LOGIC;

14 y : out STD_LOGIC);
15 end component mux2;
17 signal i0, i1, a, y: STD_LOGIC;
18
19 begin
20
21 UUT: mux2 port map (i0 => i0,
                         il => il,
22 | 23 |
                           a => a,
24 🖨
                          y => y);
25 process
26 | 27 | begin 28 | i0 29 | i1
     i0 <= '0';
i1 <= '0';
30
31
        a <= '0';
wait for 4 ns;</pre>
32
       i0 <= '0';
i1 <= '0';
33
        a <= '1';
35
         wait for 4 ns;
36
```

```
38
        i0 <= '0';
         il <= 'l';
a <= '0';
39
40
         wait for 4 ns;
41
42
43
         i0 <= '0';
         il <= 'l';
a <= 'l';
44
45
         wait for 4 ns;
46
47
         i0 <= '1';
48
         il <= '0';
a <= '0';
49
50
         wait for 4 ns;
51
52
         i0 <= '1';
53
         il <= '0';
a <= '1';
54
55
         wait for 4 ns;
56
57
         i0 <= '1';
58
         il <= '1';
59
         a <= '0';
60
61
         wait for 4 ns;
62
         i0 <= '1';
63
        il <= 'l';
64
65
66
         a <= '1';
        wait for 4 ns;
67 🖨
         end process;
68
69 end Behavioral;
```

-rezultatul simulării



Automatul de tranziții

-sursa simulării

```
test_automat1.vhd *
                                                                                                                           _ D Z X
C:/Temp/project1/project1.srcs/sim_1/new/test_automat1.vhd
Q 🕍 ← → 🔏 🖺 🛍 🗙 // 🖩 🗘
                                                                                                                                   Ф
 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 4 \stackrel{\cdot}{\ominus} entity test_automatl is
 5 -- Port ();
 6 end test_automatl;
 8\ \mbox{\Large \ominus} architecture Behavioral of test_automatl is
10 🖯 component automatl is
     Port ( clk : in STD LOGIC;
11
       r : in STD_LOGIC;
12
13
                q : out STD_LOGIC_VECTOR (2 downto 0));
14 \(\hhcappoone\) end component automatl;
15
signal clk, r: std_logic;
signal q: std_logic_vector (2 downto 0);
18
19 begin
20
21 \stackrel{\cdot}{\bigcirc} UUT: automatl port map (clk => clk,
22
                                r => r,
23 🗀
                                q => q);
24
25 generate_clk: process --genereaza clk
26
27 begin
28 clk <= '0'; wait for 1 ns;
29 clk <= '1'; wait for 1 ns;
30 ← end process;
31
     r <= '1' after 0 ns, '0' after 0.5 ns;
33
34 end Behavioral;
```

-rezultatul simulării

