

Student: Sâmbuan Miruna

An: IIB

Grupa: 2125

Documentație

PROIECT CIRCUITE INTEGRATE  
DIGITALE

Temă proiect:

Automatul de tranziții: 4

Bistabil: D, Bistabil D

Implementare: I. doar MUX 2:1

Instrucțiune concurentă: i. CASE

# Reprezentarea proiectului pe hârtie

## PROIECT C10


AUTOMATUL DE TRANZIȚII: 4

BISTABIL / NUMĂRĂTOR: D, Bistabil D

IMPLEMENTARE: I. door MUX 2:1

INSTRUCȚIUNE CONCURRENTĂ: IN. CASE

### AUTOMATUL




### BISTABIL D

$\pi$	clk	Action
1	x	Reset
0	$\overline{\text{clk}}$	$Q^+ = D$
otherwise		Wait

### TABELUL DE ADEVĂR


$Q_2 \quad Q_1 \quad Q_0$			$Q_2^+ \quad Q_1^+ \quad Q_0^+$			
$J_0$	0	0	0	$J_0$	$J_1$	0
	0	0	1	$J_0$	0	1
	0	1	0	$J_1$	$X(0)$	$X(0)$
	0	1	1	0	0	0
$J_1$	1	0	0	$X(0)$	$X(0)$	$X(1)$
	1	0	1	0	1	1
	1	1	0	0	0	1
	1	1	1	$X(0)$	$X(1)$	$X(1)$



# Rezolvarea temei de proiect în VIVADO

## Surse de design

### MUX 2:1



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity mux2 is
5      Port ( i0 : in STD_LOGIC;
6            i1 : in STD_LOGIC;
7            a  : in STD_LOGIC;
8            y  : out STD_LOGIC);
9  end mux2;
10
11 architecture Behavioral of mux2 is
12 begin
13     mux2: process (i1, i0, A)
14     begin
15         case(A) is
16             when '0' => y <= i0;
17             when '1' => y <= i1;
18             when others => y <= '0';
19         end case;
20     end process;
21 end Behavioral;
```

# Bistabil D

```
dff.vhd
C:/Temp/project1/project1.srscs/sources_1/new/dff.vhd

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity dff is
5      Port ( d : in STD_LOGIC;
6            clk : in STD_LOGIC;
7            r : in STD_LOGIC;
8            q : out STD_LOGIC;
9            qn : out STD_LOGIC);
10 end dff;
11
12 architecture Behavioral of dff is
13
14     signal qint : std_logic;
15
16     begin
17
18     flipflop: process(r,clk)
19     begin
20         if r = '1' then
21             qint <= '0';
22         elsif falling_edge (clk) then
23             qint <= d;
24         else
25             qint <= qint;
26         end if;
27     end process;
28
29     q <= qint;
30     qn <= not qint;
31
32 end Behavioral;
```

## Automatul de tranziții

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity automat1 is
5     Port ( clk : in STD_LOGIC;
6           r : in STD_LOGIC;
7           q : out STD_LOGIC_VECTOR (2 downto 0));
8 end automat1;
9
10 architecture Behavioral of automat1 is
11
12     component dff is
13         Port ( d : in STD_LOGIC;
14               clk : in STD_LOGIC;
15               r : in STD_LOGIC;
16               q : out STD_LOGIC;
17               qn : out STD_LOGIC);
18     end component dff;
19
20     component mux2 is
21         Port ( i0 : in STD_LOGIC;
22               i1 : in STD_LOGIC;
23               a : in STD_LOGIC;
24               y : out STD_LOGIC);
25     end component mux2;
26
27     signal net1, net2, net3, net4: STD_LOGIC;
28     signal qint: std_logic_vector(2 downto 0);
29     signal d: std_logic_vector(2 downto 0);
30
31 begin
32
33     q <= qint;
34
35     U1: mux2 port map (i0=>'1', il=>'0', a=>qint(1), y=>net1);
36     U2: mux2 port map (i0=>net1, il=>'0', a=>qint(2), y=>d(2));
37     U3: mux2 port map (i0=>'1', il=>'0', a=>qint(0), y=>net2);
38     U4: mux2 port map (i0=>net2, il=>'0', a=>qint(1), y=>net3);
39     U5: mux2 port map (i0=>net3, il=>qint(0), a=>qint(2), y=>d(1));
40     U6: mux2 port map (i0=>qint(0), il=>'0', a=>qint(1), y=>net4);
41
42     U7: mux2 port map (i0=>net4, il=>'1', a=>qint(2), y=>d(0));
43
44     UT0: dff port map (q => qint(0),
45                       d => d(0),
46                       clk => clk,
47                       r => r);
48
49     UT1: dff port map (q => qint(1),
50                       d => d(1),
51                       clk => clk,
52                       r => r);
53
54     UT2: dff port map (q => qint(2),
55                       d => d(2),
56                       clk => clk,
57                       r => r);
58 end Behavioral;

```

# Sursele de simulare si rezultatele simulării

## MUX 2:1

-sursa simulării

```
test_mux.vhd
C:/Temp/project1/project1.srscs/sim_1/new/test_mux.vhd


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity test_mux is
5  -- Port ( );
6  end test_mux;
7
8  architecture Behavioral of test_mux is
9
10 component mux2 is
11     Port ( i0 : in STD_LOGIC;
12           i1 : in STD_LOGIC;
13           a  : in STD_LOGIC;
14           y  : out STD_LOGIC);
15 end component mux2;
16
17 signal i0, i1, a, y: STD_LOGIC;
18
19 begin
20
21 UUT: mux2 port map (i0 => i0,
22                    i1 => i1,
23                    a  => a,
24                    y  => y);
25 process
26
27 begin
28     i0 <= '0';
29     i1 <= '0';
30     a  <= '0';
31     wait for 4 ns;
32
33     i0 <= '0';
34     i1 <= '0';
35     a  <= '1';
36     wait for 4 ns;
37
```

```

38     i0 <= '0';
39     i1 <= '1';
40     a <= '0';
41     wait for 4 ns;
42
43     i0 <= '0';
44     i1 <= '1';
45     a <= '1';
46     wait for 4 ns;
47
48     i0 <= '1';
49     i1 <= '0';
50     a <= '0';
51     wait for 4 ns;
52
53     i0 <= '1';
54     i1 <= '0';
55     a <= '1';
56     wait for 4 ns;
57
58     i0 <= '1';
59     i1 <= '1';
60     a <= '0';
61     wait for 4 ns;
62
63     i0 <= '1';
64     i1 <= '1';
65     a <= '1';
66     wait for 4 ns;
67     end process;
68
69 end Behavioral;

```

-rezultatul simulării





# Automatul de tranziții

-sursa simulării

```
test_automat1.vhd *
C:/Temp/project1/project1.srcs/sim_1/new/test_automat1.vhd

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity test_automat1 is
5  -- Port ( );
6  end test_automat1;
7
8  architecture Behavioral of test_automat1 is
9
10 component automat1 is
11     Port ( clk : in STD_LOGIC;
12           r : in STD_LOGIC;
13           q : out STD_LOGIC_VECTOR (2 downto 0));
14 end component automat1;
15
16 signal clk, r: std_logic;
17 signal q: std_logic_vector (2 downto 0);
18
19 begin
20
21 UUT: automat1 port map (clk => clk,
22                         r => r,
23                         q => q);
24
25 generate_clk: process --genereaza clk
26
27 begin
28     clk <= '0'; wait for 1 ns;
29     clk <= '1'; wait for 1 ns;
30 end process;
31
32 r <= '1' after 0 ns, '0' after 0.5 ns;
33
34 end Behavioral;
```

-rezultatul simulării

