## **IGBT**

This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Trench construction, and provides superior performance in demanding switching applications, offering both low on state voltage and minimal switching loss.

#### **Features**

- Optimized for Very Low V<sub>CEsat</sub>
- Low Switching Loss Reduces System Power Dissipation
- 5 µs Short-Circuit Capability
- These are Pb-Free Devices

## **Typical Applications**

- Solar Inverters
- Uninterruptible Power Supples (UPS)
- Motor Drives

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-emitter voltage	V <sub>CES</sub>	600	V
Collector current @ Tc = 25°C @ Tc = 100°C	I <sub>C</sub>	100 50	Α
Pulsed collector current, T <sub>pulse</sub> limited by T <sub>Jmax</sub>	I <sub>CM</sub>	200	Α
Short–circuit withstand time $V_{GE}$ = 15 V, $V_{CE}$ = 300 V, $T_{J} \le +150^{\circ}C$	t <sub>SC</sub>	5	μs
Gate-emitter voltage Transient Gate-Emitter Voltage	$V_{GE}$	±20 ±30	٧
Power Dissipation @ Tc = 25°C @ Tc = 100°C	$P_D$	223 89	W
Operating junction temperature range	TJ	–55 to +150	°C
Storage temperature range	T <sub>stg</sub>	-55 to +150	°C
Lead temperature for soldering, 1/8" from case for 5 seconds	T <sub>SLD</sub>	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




## ON Semiconductor®

http://onsemi.com

50 A, 600 V V<sub>CEsat</sub> = 1.50 V





### **MARKING DIAGRAM**



A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping
NGTG50N60FWG	TO-247 (Pb-Free)	30 Units / Rail

### THERMAL CHARACTERISTICS


Rating	Symbol	Value	Unit
Thermal resistance junction-to-case, for IGBT	$R_{ heta JC}$	0.56	°C/W
Thermal resistance junction-to-ambient	$R_{ hetaJA}$	40	°C/W

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
STATIC CHARACTERISTIC						
Collector-emitter breakdown voltage, gate-emitter short-circuited	$V_{GE} = 0 \text{ V, I}_{C} = 500 \mu\text{A}$	V <sub>(BR)CES</sub>	600	_	-	V
Collector-emitter saturation voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 50 A V <sub>GE</sub> = 15 V, I <sub>C</sub> = 50 A, T <sub>J</sub> = 150°C	V <sub>CEsat</sub>	1.25 -	1.45 1.7	1.7 -	V
Gate-emitter threshold voltage	$V_{GE} = V_{CE}, I_{C} = 350 \mu A$	$V_{GE(th)}$	4.5	5.5	6.5	V
Collector-emitter cut-off current, gate- emitter short-circuited	V <sub>GE</sub> = 0 V, V <sub>CE</sub> = 600 V V <sub>GE</sub> = 0 V, V <sub>CE</sub> = 600 V, T <sub>J</sub> = 150°C	I <sub>CES</sub>	- -	- -	0.5 2	mA
Gate leakage current, collector-emitter short-circuited	V <sub>GE</sub> = 20 V , V <sub>CE</sub> = 0 V	I <sub>GES</sub>	-	_	200	nA
DYNAMIC CHARACTERISTIC	•	•				
Input capacitance		C <sub>ies</sub>	-	7300	_	pF
Output capacitance	V <sub>CE</sub> = 20 V, V <sub>GE</sub> = 0 V, f = 1 MHz	C <sub>oes</sub>	-	195	_	
Reverse transfer capacitance	7	C <sub>res</sub>	-	170	_	
Gate charge total		$Q_g$	-	310	_	nC
Gate to emitter charge	V <sub>CE</sub> = 480 V, I <sub>C</sub> = 50 A, V <sub>GE</sub> = 15 V	Q <sub>ge</sub>	_	60	_	
Gate to collector charge	]	Q <sub>gc</sub>	ı	150	-	
SWITCHING CHARACTERISTIC, INDUC	TIVE LOAD	-		-	-	-
Turn-on delay time		t <sub>d(on)</sub>	-	117	-	ns
Rise time	7	t <sub>r</sub>	-	43	-	
Turn-off delay time	T <sub>J</sub> = 25°C	t <sub>d(off)</sub>	-	285	-	
Fall time	$V_{CC} = 400 \text{ V}, I_{C} = 50 \text{ A}$ $R_{c} = 10 \Omega$	t <sub>f</sub>	-	105	_	
Turn-on switching loss	$R_g = 10 \Omega$ $V_{GE} = 0 \text{ V/ } 15 \text{ V*}$	E <sub>on</sub>	-	1.1	_	mJ
Turn-off switching loss	1	E <sub>off</sub>	-	1.2	_	
Total switching loss	1	E <sub>ts</sub>	-	2.3	_	
Turn-on delay time		t <sub>d(on)</sub>	-	112	_	ns
Rise time	1	t <sub>r</sub>	-	45	_	
Turn-off delay time	T <sub>J</sub> = 150°C	t <sub>d(off)</sub>	-	300	-	
Fall time	$V_{CC} = 400 \text{ V}, I_{C} = 50 \text{ A}$ $R_{c} = 10 \Omega$	t <sub>f</sub>	-	214	-	
Turn-on switching loss	$R_g = 10 \Omega$ $V_{GE} = 0 \text{ V/ } 15 \text{ V*}$	E <sub>on</sub>	ı	1.4	-	mJ
Turn-off switching loss	7	E <sub>off</sub>	-	2.0	-	
Total switching loss	7	E <sub>ts</sub>	_	3.4	_	

<sup>\*</sup>Includes diode reverse recovery loss using NGTB50N60FWG.

#### **TYPICAL CHARACTERISTICS**



V<sub>CE</sub>, COLLECTOR-EMITTER VOLTAGE (V) Figure 6. Typical Capacitance

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 5. V<sub>CE(sat)</sub> vs. T<sub>J</sub>

#### **TYPICAL CHARACTERISTICS**




Figure 7. Typical Gate Charge




Figure 8. Switching Loss vs. Temperature




Figure 9. Switching Time vs. Temperature




Figure 10. Switching Loss vs.  $I_C$ 




Figure 11. Switching Time vs. I<sub>C</sub>

#### **TYPICAL CHARACTERISTICS**




Figure 12. Switching Loss vs. Rg




Figure 13. Switching Time vs. Rg




Figure 14. Switching Loss vs. V<sub>CE</sub>




Figure 15. Switching Time vs. V<sub>CE</sub>




Figure 16. Safe Operating Area




Figure 17. Reverse Bias Safe Operating Area

## **TYPICAL CHARACTERISTICS**




Figure 18. IGBT Transient Thermal Impedance




Figure 19. Test Circuit for Switching Characteristics




Figure 20. Definition of Turn On Waveform






Figure 21. Definition of Turn Off Waveform



TO-247 CASE 340L-02 ISSUE F

**DATE 26 OCT 2011** 




STYLE 2: PIN 1. ANODE 2. CATHODE (S) STYLE 4:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR STYLE 1: PIN 1. GATE 2. DRAIN STYLE 3: PIN 1. BASE 2. COLLECTOR 3. SOURCE 4. DRAIN 3. ANODE 2 4. CATHODES (S) 3. EMITTER 4. COLLECTOR STYLE 5: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE STYLE 6: PIN 1. MAIN TERMINAL 1 2. MAIN TERMINAL 2

3. GATE 4. MAIN TERMINAL 2

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	20.32	21.08	0.800	8.30
В	15.75	16.26	0.620	0.640
С	4.70	5.30	0.185	0.209
D	1.00	1.40	0.040	0.055
Е	1.90	2.60	0.075	0.102
F	1.65	2.13	0.065	0.084
G	5.45 BSC		0.215 BSC	
Н	1.50	2.49	0.059	0.098
J	0.40	0.80	0.016	0.031
K	19.81	20.83	0.780	0.820
L	5.40	6.20	0.212	0.244
N	4.32	5.49	0.170	0.216
P		4.50		0.177
Q	3.55	3.65	0.140	0.144
U	6.15 BSC 0.242 BSC		BSC	
W	2.87	3.12	0.113	0.123

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB15080C	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	TO-247	PAGE 1 OF 2



DOCUMENT	NUMBER:
98ASB15080	C

PAGE 2 OF 2

ISSUE	REVISION	DATE
D	CHANGE OF OWNERSHIP FROM MOTOROLA TO ON SEMICONDUCTOR. DIM A WAS 20.80-21.46/0.819-0.845. DIM K WAS 19.81-20.32/0.780-0.800. UPDATED STYLE 1, ADDED STYLES 2, 3, & 4. REQ. BY L. HAYES.	25 AUG 2000
E	DIM E MINIMUM WAS 2.20/0.087. DIM K MINIMUM WAS 20.06/0.790. ADDED GENERIC MARKING DIAGRAM. REQ. BY S. ALLEN.	26 FEB 2010
F	ADDED STYLES 5 AND 6. REQ. BY J. PEREZ.	26 OCT 2011

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

© Semiconductor Components Industries, LLC, 2011 Case Outline Number: October, 2011 - Rev. 02F 340L

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative