Name	Format	Functionality	Specialized				
			signal				
R-type							
add	add \$r1, \$r2, \$r3	add two register numbers (\$r2 and \$r3) and store the result in one register (\$r1)	Write memory				
and	and \$r1, \$r2, \$r3	bit-wise logical AND of two register numbers (\$r2 and \$r3), and store the result in a register (\$r1)	Write memory				
or	or \$r1, \$r2, \$r3	bit-wise logical OR of two register numbers (\$r2 and \$r3), and store the result in a register (\$r1)	Write memory				
slt	slt \$r1, \$r2, \$r3	if the register number (\$r2) is less than the register number (\$r3), then \$r1=1; or \$r1=0.	Less than				
Isl	Isl \$r1, \$r2, \$r3	logical-shift a register number (\$r2) to left for several digits (\$r3), and store the result in a register (\$r1)					
Isr	Isr \$r1, \$r2, \$r3	logical-shift a register number (\$r2) to right for several digits (\$r3), and store the result in a register (\$r1). The shift-in high bits are all 0.					
neg	neg \$r1, \$r2	negate a register number (\$r2) and store the result in the register (\$r1)					
		I-type					
addi	addi \$r1, \$r2, x	add a register number (\$r2) and an immediate number (x), and store the result in one register (\$r1)	immediate				

rtn	rtn	Jump to address stored	
		in \$ra.	
reboot	reboot	Directly jump to	
		address 0	
halt	halt	all registers (including	
		PC, the 8 general	
		purpose registers and	
		all other registers) in	
		the processor are	
		disabled (so the	
		processor halts).	