

Cortex-M1 DesignStart FPGA-Xilinx edition

(r0p1-00rel0)

Release Note

Cortex-M1 DesignStart FPGA-Xilinx edition Release Note

Confidential Proprietary Notice

This document is CONFIDENTIAL and any use by you is subject to the terms of the agreement between you and Arm or the terms of the agreement between you and the party authorised by Arm to disclose this document to you.

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents; (ii) for developing technology or products which avoid any of Arm's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arm technology described in this document with any other products created by you or a third party, without obtaining Arm's prior written consent.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights. This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2019 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20348

Confidentiality Status

This document is Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is for a product at Full Release status.

Web Address

http://www.arm.com

Feedback

Arm limited welcomes feedback on both the product, and the documentation.

Feedback on this document

If you have any comments about this document, please send email to errata@arm.com giving:

- The document title
- The document's number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Support on Cortex-M1 DesignStart FPGA-Xilinx edition

Support for this release of the product is only provided by Arm to a recipient who has a current support contract for the product.

If you have a current support contract for the product please contact support-cores@arm.com regarding any issues with the installation, content or use of this release and a member of the Arm Support Team will log your query in the support database and respond as soon as possible.

If you do not have a current support contract for the product then you can post your query on the Arm DesignStart community at: https://community.arm.com/processors/designstart/.

Arm Internal Document Reference

PJDOC-466751330-9265 1.0

İ۷

Contents

1	PRODUCT DELIVERABLES		
	1.1 Product Release Status	1	
	1.2 About Cortex-M1 DesignStart FPGA-Xilinx edition	1	
	1.3 Arm Part Numbers for this product	1	
2	INSTALLATION	1	
	2.1 Disk space required	1	
	2.2 Installation procedure for Unix	1	
	2.2.1 Unpacking the shipment	1	
	2.3 Installation procedure for Windows	2	
	2.3.1 Unpacking the shipment	2	
	2.4 Add the Arm IP library to your Vivado installation	2	
	2.5 Directory Structure	3	
3	TOOLS	3	
	3.1 Tools	3	
	3.2 Operating Systems		
	3.3 Standards Compliance	3	
4	USAGE NOTES	3	
5	KNOWN ISSUES AND LIMITATIONS	4	
6	DIFFERENCES FROM PREVIOUS RELEASE	4	
7	SUPPORT	4	

1 PRODUCT DELIVERABLES

1.1 Product Release Status

These deliverables are being released under the terms of the agreement between Arm and each licensee (the "Agreement"). Use by recipient of the deliverables is subject to the terms and conditions of the Agreement. The release is suitable for volume production under the terms of the Agreement.

1.2 About Cortex-M1 DesignStart FPGA-Xilinx edition

Cortex-M1 DesignStart FPGA-Xilinx edition includes:

- An Arm Cortex-M1 processor, packaged for use in the Xilinx Vivado tool
- Example design for Artix-A7
- Example design for Artix-S7
- Example software for the design examples.

The Cortex-M1 DesignStart FPGA-Xilinx edition package provides an easy way to use the Cortex-M1 processor in the Xilinx Vivado design environment. The Cortex-M1 processor is intended for deeply embedded applications that require a small processor to be integrated into an FPGA. The processor implements the Armv6-M architecture and is closely related to the Cortex-M0 and Cortex-M0+ processors that are intended for ASIC implementation.

An example design flow is provided for use with the Digilent ARTY-A7 and ARTY-S7 evaluation boards. You can use this with the optional V2C-DAPLink board from Arm.

1.3 Arm Part Numbers for this product

The Cortex-M1 DesignStart FPGA-Xilinx edition product is delivered as a single zipped tar file through Arm's IP delivery server.

The following table lists the Arm part number for the Cortex-M1 DesignStart FPGA-Xilinx edition product.

Table 1.3-1: Arm part number for Cortex-M1 DesignStart FPGA-Xilinx edition

Product code	Description	Version
AT472-BU-98000	Cortex-M1 DesignStart FPGA-Xilinx edition	r0p1-00rel0

2 INSTALLATION

2.1 Disk space required

This installation will require about 22 Mbytes of free disk space.

2.2 Installation procedure for Unix

You will have a single tar file of the following format e.g.

AT472-BU-98000-r0p1-00rel0.tgz

The installation procedure is summarized below:

2.2.1 Unpacking the shipment

The following steps describe how to unpack the separate products delivered in this shipment.

1. Relocate the shipment file

Copy the tgz file to the directory where it is to be installed.

2. Extract tar files

Extract the tar file contents using the UNIX GNU tar utility:

```
gtar -zxvf AT472-BU-98000-r0p1-00rel0.tgz
```

NOTE: A version of GNU tar later than 1.13 should be used to untar the deliverables as some versions of tar have problems dealing with very long path names. To find the version of gtar being used type gtar --version.

This will extract the deliverables into a directory named the same as the bundle number AT472-BU-98000-r0p1-00rel0.

2.3 Installation procedure for Windows

You will have a single tar file of the following format e.g.

AT472-BU-98000-r0p1-00rel0.tgz

The installation procedure is summarized below:

2.3.1 Unpacking the shipment

Use a tool such as 7-Zip to unpack the tar file. You may need to do this in two stages:

1. Unzip the file to get the file:

AT472-BU-98000-r0p1-00rel0.tar

2. Extract the contents of this file to a working area.

2.4 Add the Arm IP library to your Vivado installation

After unpacking the deliverables, you must add the library of Arm IP to your Vivado installation. Follow the instructions in the user guide to do this.

The user guide can be found in the bundle, at the following location:

AT472-BU-98000-r0p1-00rel0/docs

2.5 Directory Structure

Figure 2-1 shows the principal directory structure of this release created after unpacking the bundle and merging the deliverables:




Figure 2-1: Principal directory structure after unpacking the bundle

3 TOOLS

3.1 Tools

This release has been developed with the following tools:

- Xilinx Vivado 2018.2
- Arm Keil Microcontroller Development Kit (MDK) version 5.25.

3.2 Operating Systems

This release has been developed with the following operating system:

Microsoft Windows 10

3.3 Standards Compliance

This release has been tested with the following standards

- AMBA® 3 AXI Protocol Specification EAC 1 release – ARM IHI 0022F.b

4 USAGE NOTES

For initial product usage, refer to the Arm[®] Cortex[®]-M1 DesignStart[™] FPGA-Xilinx edition User Guide, ARM 100211.

This can be found in the following directory if the Cortex-M1 DesignStart FPGA-Xilinx edition deliverables have been merged as described in section 2:

AT472-BU-98000-r0p1-00rel0/docs

Before loading the example design project files into Xilinx Vivado, you must install the packaged IP and the relevant board files, otherwise the example design will be automatically updated where components are not found in the Vivado component library.

5 KNOWN ISSUES AND LIMITATIONS

There are no known issues in this release.

6 DIFFERENCES FROM PREVIOUS RELEASE

This release contains the following configuration changes for the Cortex-M1 processor

- · IRQ widths automatically calculated from connecting circuit
- Option to have No Debug support
- Option to reduce DTCM size to 0kB, (No DTCM), 2kB & 4kB.

7 SUPPORT

Support for this release of the product is only provided by Arm to a recipient who has a current support contract for the product.

If you have a current support contract for the product please contact support-cores@arm.com regarding any issues with the installation, content or use of this release and a member of the Arm Support Team will log your query in the support database and respond as soon as possible.

If you do not have a current support contract for the product then you can post your query on the Arm DesignStart community at: https://community.arm.com/processors/designstart/.