

GEBZE TECHNICAL UNIVERSITY

FACULTY OF ENGINEERING COMPUTER ENGINEERING DEPARTMENT

CSE 312 OPERATING SYSTEMS SEMESTER PROJECT

A Cooperative OS with Custom CPU Simulation

Prepared by:

Tayyip Soner TEKİN 210104004121

Contents

1	Abst	cract	3			
2	Intro	oduction	3			
3	Com	Computer Architecture Design 3				
	3.1	Architecture Selection: Modified Harvard Architecture	3			
		3.1.1 Architectural Comparison Analysis	4			
	3.2	Data Types and Word Size Specifications	5			
	3.3	Comprehensive Memory Layout	5			
		3.3.1 Harvard Architecture Memory Organization	5			
4	GTU	J-C312 Instruction Set Architecture	6			
	4.1	Complete Instruction Set Overview	6			
		4.1.1 Memory Management Instructions	6			
		4.1.2 Arithmetic and Logic Operations	6			
		4.1.3 Control Flow Instructions	6			
		4.1.4 Stack Operations	7			
		4.1.5 System and Privilege Instructions	7			
	4.2	Memory-Mapped Register Architecture	7			
5	One	rating System Architecture and Design	8			
	5.1	OS Architectural Overview	8			
	5.2	Advanced Thread Management System	8			
	J.2	5.2.1 Thread Control Block Structure	8			
		5.2.2 Thread State Machine Implementation	8			
6	Impl	lementation Details and Source Code Analysis	9			
	6.1	CPU Simulator Architecture	9			
		6.1.1 Core Data Structures	9			
	6.2	Advanced Preprocessing System	9			
_			4.0			
7		ead Implementation Details	10			
	7.1	Thread 1: Advanced Bubble Sort Algorithm	10			
	7.2	Thread 2: Optimized Linear Search Algorithm				
	7.3	Thread 3: Advanced Factorial Calculator	12			
8	Testing and Validation Framework 13					
	8.1	Automated Testing Framework	13			
	8.2	Expected System Output	13			
9	Perf	ormance Analysis	14			
	9.1	System Overhead Analysis	14			
10		llenges and Solutions	14			
	10.1	Technical Implementation Challenges	14			
		10.1.1 Challenge 1: Context Switching Complexity	14			
		10.1.2 Challenge 2: CALL Instruction Implementation	15			
		10.1.3 Challenge 3: Precise Timed Blocking	15			

		10.1.4 Challenge 4: LLM Assistance Limitations in Assembly Programming.	15		
		10.1.5 Challenge 5: Cooperative Scheduling Reliability	16		
		10.1.6 Challenge 6: Memory Protection and Privilege Separation	16		
11	LLN	I Interaction Documentation	16		
	11.1	AI-Assisted Development Process	16		
	11.2	Complete Chat History and Interactions	16		
		AI Tool Usage Analysis	17		
		11.3.1 Effective AI Assistance Areas	17		
		11.3.2 Limited AI Assistance Areas	17		
	11.4	Development Methodology with AI	17		
12	Conclusion and Future Enhancements				
	12.1	Project Achievements	18		
		Educational Value	19		
		Future Enhancement Opportunities	19		
		Final Assessment	19		
A	Com	Complete Source Code Listings 2			
		Project Directory Structure and GitHub Repository	20		
		A.1.1 GTU-C312 Project Makefile (Actual Implementation)			
	A.2	GTU-C312 Operating System Kernel			
		User Thread Implementations			
		CPU Simulator Implementation			
В	Testi	ing Results and Output Logs	23		
		Debug Mode Output Examples	23		
		Performance Measurement Results			

1 Abstract

This report presents the comprehensive implementation of GTU-C312, a custom operating system designed for a hypothetical CPU architecture. The project encompasses the development of a complete computing ecosystem including CPU simulation, operating system kernel implementation, and user-space applications. The OS implements cooperative multitasking with round-robin scheduling, sophisticated system call handling, and memory protection mechanisms. Three user threads demonstrate practical algorithms including bubble sort, linear search, and custom computational tasks, all coordinated through an advanced thread management system with 100-instruction blocking for I/O operations. This project provides deep insights into operating system fundamentals, computer architecture design, and low-level systems programming through a complete implementation from CPU simulation to application execution.

2 Introduction

The GTU-C312 project represents a comprehensive exploration of operating system fundamentals through hands-on implementation of an entire computing ecosystem. Unlike traditional operating systems courses that primarily study existing systems, this project requires building a complete computer system from the ground up, including:

- A custom CPU simulator implementing the GTU-C312 instruction set architecture with 15 specialized instructions
- A cooperative multitasking operating system kernel written entirely in GTU-C312 assembly language
- Advanced memory management and protection mechanisms with kernel/user mode separation
- Comprehensive system call interface with timed blocking for I/O operations
- Sophisticated thread scheduling and context switching algorithms with round-robin fairness
- Multiple user-space applications demonstrating various computational algorithms
- Advanced preprocessing system with macro expansion and conditional compilation
- Comprehensive testing framework with multiple debug modes and automated validation

This comprehensive approach provides invaluable practical experience in low-level systems programming, computer architecture design, and the intricate relationships between hardware and software components in modern computing systems. The project demonstrates complete system integration from CPU instruction execution to high-level algorithm implementation.

3 Computer Architecture Design

3.1 Architecture Selection: Modified Harvard Architecture

The GTU-C312 system employs a **Modified Harvard Architecture** with carefully considered design decisions based on educational objectives and implementation constraints.

3.1.1 Architectural Comparison Analysis

Aspect	Von Neumann	Harvard
Memory Organization	Single unified memory space for	Separate dedicated memories for
	both data and instructions	data and instructions
Bus Architecture	Single shared bus system	Dual independent bus system
Hardware Complexity	Simpler hardware design and	More complex hardware require-
	implementation	ments
Performance Characteristics	Sequential access limitations	Parallel data/instruction access
		capabilities
Memory Flexibility	High flexibility with dynamic al-	Lower flexibility with fixed par-
	location	titions
Implementation Cost	Lower cost and complexity	Higher cost and complexity
Execution Speed	Slower due to memory access	Faster with simultaneous in-
	conflicts	struction/data access
Memory Utilization	Efficient shared memory usage	Potential memory waste in sepa-
		rate spaces

Table 1: Von Neumann vs Harvard Architecture Comparison

Rationale for Harvard Architecture Selection in GTU-C312:

- 1. **Separate Memory Spaces**: GTU-C312 implements distinct instruction memory (11,000 locations) and data memory (11,000 locations)
- 2. Parallel Access: Enables simultaneous instruction fetch and data access operations
- 3. **Performance Optimization**: Eliminates memory access conflicts between instruction fetching and data operations
- 4. **Educational Clarity**: Clearly demonstrates the separation between program code and runtime data
- 5. **Memory Protection**: Natural separation supports kernel/user mode memory protection
- 6. **Specialized Optimization**: Instruction and data memories can be optimized independently

3.2 Data Types and Word Size Specifications

Specification	Value
Word Size	64-bit (signed long integers)
Address Space	32-bit addressing (4GB theoretical capacity)
Instruction Memory	11,000 memory locations
Data Memory	11,000 memory locations
Primary Data Type	Signed long integers exclusively
Instruction Format	Variable length with memory addressing
Register Count	21 memory-mapped registers
Stack Growth	Downward (high to low addresses)
Endianness	Host system dependent

Table 2: GTU-C312 Architecture Specifications

3.3 Comprehensive Memory Layout

Address Range	Purpose	Access Level	Size
0-20	CPU Registers (Memory-mapped)	Kernel + User	21 locations
21-999	OS Kernel Space	Kernel Only	979 locations
1000-1999	Thread 1 Memory Space	User Mode	1000 locations
2000-2999	Thread 2 Memory Space	User Mode	1000 locations
3000-3999	Thread 3 Memory Space	User Mode	1000 locations
4000-10999	Additional Thread Spaces	User Mode	7000 locations

Table 3: GTU-C312 Detailed Memory Layout

3.3.1 Harvard Architecture Memory Organization

Memory Type	Capacity	Organization
Instruction Memory	11,000 locations	Variable-length instructions
Data Memory	11,000 locations	64-bit signed long integers
Total Capacity	22,000 locations	Separate address spaces
Instruction Format	Variable	Opcode + 0-2 operands
Address Resolution	32-bit	Direct and indirect addressing
Instruction Encoding	Text-based	Human-readable assembly format
Memory Access	Parallel	Simultaneous instruction/data access

Table 4: GTU-C312 Harvard Architecture Memory System

Harvard Architecture Benefits in GTU-C312:

- Simultaneous Access: CPU can fetch instructions while accessing data memory
- Memory Protection: Natural separation between code and data enhances security
- **Performance**: Eliminates memory bus conflicts between instruction fetch and data operations

• Optimization: Each memory type optimized for its specific purpose

4 GTU-C312 Instruction Set Architecture

4.1 Complete Instruction Set Overview

The GTU-C312 ISA consists of 15 carefully designed instructions optimized for educational clarity and implementation simplicity, supporting all necessary operations for a complete operating system implementation.

4.1.1 Memory Management Instructions

```
SET B A  # Direct Set: Memory[A] = B  # Example: SET -20 100 stores -20 at address 100

CPY A1 A2  # Direct Copy: Memory[A2] = Memory[A1]  # Example: CPY 100 120 copies value from 100 to 120

CPYI A1 A2  # Indirect Copy: Memory[A2] = Memory[Memory[A1]]  # Example: If Memory[100]=200, CPYI 100 120  # copies Memory[200] to Memory[120]

CPYI2 A1 A2  # Double Indirect Copy: Memory[Memory[A2]] = Memory[Memory[A1]]  # Example: Complex pointer dereferencing operations
```

Listing 1: Memory Operation Instructions

4.1.2 Arithmetic and Logic Operations

```
ADD A B  # Add: Memory[A] = Memory[A] + B  # Example: ADD 100 -1 decrements Memory[100]

ADDI A1 A2  # Indirect Add: Memory[A1] += Memory[A2]  # Example: ADDI 100 200 adds Memory[200] to Memory[100]

SUBI A1 A2  # Indirect Subtract: Memory[A2] = Memory[A2] - Memory[A1]  # Example: SUBI 100 200 stores (Memory[200] - Memory[100]) in  Memory[200]
```

Listing 2: Arithmetic Instructions

4.1.3 Control Flow Instructions

```
JIF A C  # Jump if Memory[A] <= 0 to instruction C  # Conditional branching based on zero/negative values

CALL C  # Call subroutine at instruction C  # Pushes return address and jumps to subroutine

RET  # Return from subroutine  # Pops return address and continues execution
```

```
# Halt CPU execution
# Terminates the entire system
```

Listing 3: Control Flow Instructions

4.1.4 Stack Operations

```
PUSH A  # Push Memory[A] onto stack

# Stack grows downward, decrements SP

POP A  # Pop value from stack into Memory[A]

# Increments SP after pop operation
```

Listing 4: Stack Management Instructions

4.1.5 System and Privilege Instructions

```
USER A # Switch to user mode, jump to Memory[A]
# Enables memory protection and privilege separation

SYSCALL PRN A # Print Memory[A], block for 100 instructions
# Demonstrates I/O operations with timed blocking

SYSCALL YIELD # Cooperative thread yielding
# Enables voluntary CPU relinquishing

SYSCALL HLT # Thread termination system call
# Graceful thread shutdown
```

Listing 5: System-Level Instructions

4.2 Memory-Mapped Register Architecture

Address	Register Name	Purpose and Function
0	Program Counter (PC)	Current instruction execution address
1	Stack Pointer (SP)	Top of stack for function calls
2	System Call Result	Communication channel with OS
3	Instruction Counter	Performance monitoring and statistics
4-9	TEMP1-TEMP6	Temporary calculation registers
10-12	PARAM1-PARAM3	Function parameter passing
13	ZERO	Always contains zero value
14	Frame Pointer (FP)	Stack frame management
15-18	STORE1-STORE4	Persistent value storage

Table 5: Complete Memory-Mapped Register Layout

5 Operating System Architecture and Design

5.1 OS Architectural Overview

The GTU-C312 OS implements a **Monolithic Kernel Architecture** with the following integrated components:

- 1. Boot Loader and Initialization: System startup and thread table configuration
- 2. Round-Robin Scheduler: Cooperative thread scheduling with fairness guarantees
- 3. System Call Handler: Comprehensive PRN, YIELD, and HLT system call processing
- 4. **Context Switching Engine**: Complete thread state preservation and restoration
- 5. **Memory Protection Manager**: Kernel/user mode separation and access control
- 6. Thread Lifecycle Manager: Complete thread creation, execution, and termination
- 7. Blocking/Unblocking System: Timed I/O blocking with 100-instruction precision

5.2 Advanced Thread Management System

5.2.1 Thread Control Block Structure

Each thread entry occupies exactly 10 memory locations with the following comprehensive layout:

Offset	Field Name	Detailed Description
0	Thread ID	Unique thread identifier (0-10)
1	Starting Time	Instruction count at thread creation
2	Instructions Used	Cumulative instructions executed
3	Thread State	READY(1), RUNNING(2), BLOCKED(3), INACTIVE(0)
4	Program Counter	Saved PC for context switching
5	Stack Pointer	Saved SP for context switching
6	Frame Pointer	Saved FP for context switching
7-8	Reserved Fields	Future system extensions
9	Unblock Time	Timed blocking support (SYSCALL PRN)

Table 6: Comprehensive Thread Control Block Structure

5.2.2 Thread State Machine Implementation

```
# Thread State Constants
# define THREAD_INACTIVE 0 // Thread not active or terminated
# define THREAD_READY 1 // Ready for CPU scheduling
# define THREAD_RUNNING 2 // Currently executing on CPU
# define THREAD_BLOCKED 3 // Waiting for I/O or timer event
```

Listing 6: Thread State Definitions and Transitions

Complete State Transition Diagram:

- **READY** → **RUNNING**: Selected by round-robin scheduler
- **RUNNING** → **READY**: Voluntary yielding via SYSCALL YIELD
- **RUNNING** → **BLOCKED**: I/O operation via SYSCALL PRN (100 instruction wait)
- **BLOCKED** → **READY**: Timer expiration after blocking period
- RUNNING → INACTIVE: Thread termination via SYSCALL HLT
- **INACTIVE** → **READY**: Not applicable (terminal state)

6 Implementation Details and Source Code Analysis

6.1 CPU Simulator Architecture

The GTU-C312 CPU simulator is implemented in C using a modular architecture that separates concerns between CPU execution, instruction parsing, and system simulation.

6.1.1 Core Data Structures

```
typedef struct {
     WORD *registers[REGISTER_NUMBER]; // Memory-mapped registers
     Mode mode;
                                         // Kernel/User mode
     int halted;
                                         // CPU halt status
 } CPU;
 typedef struct {
     opcode_t opcode;
                                        // Instruction operation code
     char opcode_str[16];
                                         // Human-readable opcode
                                         // Number of operands
     int num_operands;
     WORD operands[2];
                                         // Instruction operands
12 } Instruction;
14 typedef union {
     signed long int _sli;
                                         // Signed long integer
                                         // Floating point (unused)
     double _f;
17
     char _c;
                                         // Character (unused)
     char _str[64];
                                         // String storage (unused)
 } DATA;
```

Listing 7: CPU Core Data Structure

6.2 Advanced Preprocessing System

```
int conditional_depth;
int current_condition;

// Include file handling
char include_paths[10][256];
int include_path_count;
int include_depth;

int debug_mode; // Debugging output

PreprocessorContext;
```

Listing 8: Preprocessor Context Structure

7 Thread Implementation Details

7.1 Thread 1: Advanced Bubble Sort Algorithm

Purpose: Demonstrate sorting algorithm implementation with cooperative multitasking

Input Data: Array of 5 integers: [64, 34, 25, 12, 90] **Algorithm**: Optimized bubble sort with strategic yielding

```
# Thread 1: Bubble Sort (Instructions 1000-1090)
2 @THREAD1_START SET 1002 $TEMP1  # Load array start address (1002)
3 1001 CPY 1001 $TEMP2
                                       # Load array size (5)
4 1002 SET 0 $TEMP3
                                        # Outer loop counter
# Outer loop
1003 CPY $TEMP3 $TEMP4
                                # Copy outer counter
                                        # Copy array size
9 1005 ADD $TEMP5 -1
10 1006 SUBI $TEMP5 $TEMP4
                                       # size - 1
                                       # temp4 = (size-1) - outer
11 1007 JIF $TEMP4 1080
                                       # Exit if outer >= size-1
13 1008 SET 0 $TEMP6
                                        # Inner loop counter
15 # Inner loop with cooperative yielding
16 1009 CPY $TEMP6 $STORE1 # Copy inner counter
17 1010 CPY $TEMP2 $STORE2
18 1011 ADD $STORE2 -1
                                       # Copy array size
                                       # size - 1
                                    # Copy outer counter
# store2 = (size-1) - outer
# store3
19 1012 CPY $TEMP3 $STORE3
20 1013 SUBI $STORE2 $STORE3
                                       # store2 = (size-1-outer) - inner
1014 SUBI $STORE2 $STORE1
22 1015 JIF $STORE2 1070
                                        # Exit inner if done
# Compare adjacent elements
25 1016 CPY $TEMP1 $STORE3
                                       # Copy array base
26 1017 ADD $STORE3 $TEMP6
                                       # Add inner counter
                                  # Get arr[inner] using indirect copy
# Move to next element
27 1018 CPYI $STORE3 $PARAM1
28 1019 ADD $STORE3 1
29 1020 CPYI $STORE3 $PARAM2
                                        # Get arr[inner+1] using indirect
     сору
# Check if swap needed
32 1021 CPY $PARAM1 $PARAM3
                                         # Copy first element
33 1022 SUBI $PARAM2 $PARAM3
                                         # param3 = arr[inner] - arr[inner+1]
```

```
34 1023 JIF $PARAM3 1060 # If arr[inner] <= arr[inner+1], no
     swap
36 # Swap elements

      37
      1024 CPY $TEMP1 $STORE3
      # Array base

      38
      1025 ADD $STORE3 $TEMP6
      # Add inner counter

      39
      1026 SET $PARAM2 $STORE3
      # Store arr[inner+1]

                                         # Store arr[inner+1] in arr[inner]
40 1027 ADD $STORE3 1
                                         # Move to next
1028 SET $PARAM1 $STORE3
                                         # Store arr[inner] in arr[inner+1]
43 1060 ADD $TEMP6 1
                                         # Increment inner counter
                                # Yield CPU for cooperative
44 1061 SYSCALL YIELD
     scheduling
45 1062 SET 1009 $PC
                                         # Continue inner loop
47 1070 ADD $TEMP3 1
                                         # Increment outer counter
48 1071 SYSCALL YIELD
                                         # Yield CPU between outer iterations
49 1072 SET 1003 $PC
                                         # Continue outer loop
# Print sorted array
63 1090 SYSCALL HLT
                                           # Thread complete
```

Listing 9: Bubble Sort Thread Implementation

7.2 Thread 2: Optimized Linear Search Algorithm

```
# Thread 2: Linear Search (Instructions 2000-2052)
2 @THREAD2_START CPY 2001 $TEMP1 # Load array size (5)
3 2001 CPY 2002 $TEMP2
4 2002 SET 2003 $TEMP3
                                                   # Load search key (25)
                                                   # Array start address (2003)
 5 2003 SET 0 $TEMP4
                                                    # Search counter
 6 2004 SET -1 2008
                                                     # Initialize result to -1 (not found)
| # Search loop with early termination
# Copy counter

# Copy counter

# temp5 = array_size - counter

# 2007 JTF STEMP5 2050 # Exit if counter >= array size
10 2006 SUBI $TEMP1 $TEMP5
11 2007 JIF $TEMP5 2050
                                                   # Exit if counter >= array_size

      13
      2008 CPY $TEMP3 $TEMP6
      # Copy array base

      14
      2009 ADD $TEMP6 $TEMP4
      # Add counter offset

      15
      2010 CPYI $TEMP6 $PARAM1
      # Get current element

                                                     # Get current element using indirect
    сору
17 # Compare with key
18 2011 CPY $PARAM1 $PARAM2
                                                     # Copy element
182011 CPY $PARAM1 $PARAM2# Copy element192012 SUBI $TEMP2 $PARAM2# param2 = key - element
```

```
2013 JIF $PARAM2 2040 # If not equal, continue

21
22 # Found element - early termination
23 2014 SET $TEMP4 2008 # Store found index
24 2015 SET 2050 $PC # Exit search immediately

25
26 2040 ADD $TEMP4 1 # Increment counter
27 2041 SYSCALL YIELD # Yield CPU for cooperative scheduling

28 2042 SET 2005 $PC # Continue search

29
30 2050 CPYI 2008 $PARAM1 # Get result using indirect copy
31 2051 SYSCALL PRN $PARAM1 # Print result value (index 2)
32 2052 SYSCALL HLT # Thread complete
```

Listing 10: Linear Search Thread Implementation

7.3 Thread 3: Advanced Factorial Calculator

```
# Thread 3: Factorial Calculator (Instructions 3000-3052)
 2 @THREAD3_START CPY 3001 $TEMP1  # Load factorial input (5) 3001 SET 1 3002  # Initialize result to 1
 4 3002 SET 1 $TEMP2
                                               # Initialize counter to 1
 6 # Main factorial computation loop
# Main raccords # Copy counter

3003 CPY $TEMP2 $TEMP3 # Copy counter

8 3004 SUBI $TEMP1 $TEMP3 # temp3 = input - counter

# counter # temp3 = input - counter

# Exit if counter > input
# Implement multiplication by repeated addition
12 3006 CPYI 3002 $TEMP4
                                              # Load current result using indirect
     сору
13 3007 SET 0 $TEMP5
                                              # Initialize multiplication result
14 3008 CPY $TEMP2 $TEMP6
                                             # Copy counter for multiplication
# Multiplication by addition = 2009 JIF $TEMP6 3030 3010 ADD $TEMP5 $TEMP4 3011 ADD $TEMP6 -1
16 # Multiplication by addition loop with yielding
                                               # Exit if multiplier = 0
                                               # Add result to accumulator
                                               # Decrement multiplier
                                              # Yield during multiplication
21 3013 SET 3009 $PC
                                              # Continue multiplication
23 3030 SET $TEMP5 3002
                                             # Store multiplication result
24 3031 ADD $TEMP2 1
                                             # Increment counter
                                           # Yield between factorial iterations
25 3032 SYSCALL YIELD
26 3033 SET 3003 $PC
                                              # Continue factorial loop
28 3050 CPYI 3002 $PARAM1
                                              # Get factorial result using indirect
      сору
29 3051 SYSCALL PRN $PARAM1 # Print factorial result (120)
30 3052 SYSCALL HLT # Thread complete
```

Listing 11: Factorial Calculator Thread Implementation

8 Testing and Validation Framework

8.1 Automated Testing Framework

```
#!/bin/bash
  echo "Testing_GTU-C312_Preprocessor..."
  # Create output directory
5 mkdir -p output
 # Test 1: Basic preprocessing
 echo "Test_1:_Basic_preprocessing"
 ./tools/preprocessor programs/test_input.asm output/test_basic.asm -v
10 if [ $? -eq 0 ]; then
     echo "OK_Basic_test_passed"
      echo "FAILED Basic test failed"
14 fi
16 # Test 2: Complex preprocessing with defines
echo "Test_2:_Complex_preprocessing"
 ./tools/preprocessor programs/complex_test.asm output/test_complex.asm \
      -v -DENABLE_FACTORIAL=1
 if [ $? -eq 0 ]; then
      echo "OK_Complex_test_passed"
21
      echo "FAILED_Complex_test_failed"
24 fi
26 # Test 3: Conditional compilation
27 echo "Test_3: Conditional compilation"
28 ./tools/preprocessor programs/complex_test.asm output/test_conditional.asm
     -v -DDISABLE_DEBUG=1
30 if [ $? -eq 0 ]; then
     echo "OK_Conditional_test_passed"
      echo "FAILED Conditional test failed"
33
34
36 # Test 4: Run preprocessed code through simulator
echo "Test_4: Running_preprocessed_code"
38 ./src/simulator output/test_basic.asm -D 1
39 if [ $? -eq 0 ]; then
     echo "OK_Simulation_test_passed"
      echo "FAILED_Simulation_test_failed"
42
43 fi
45 echo "All tests completed!"
```

Listing 12: Automated Test Script

8.2 Expected System Output

```
# Thread 1 Output: Bubble Sort Results (Sorted Array)
```

```
12
3 25
34
64
90
8 # Thread 2 Output: Linear Search Result (Index of key 25)
2
10
11 # Thread 3 Output: Factorial Calculation Result (5! = 120)
120
13
14 OS System Completion Markers
15 57005 # SENTINEL_DEAD - All threads completed
16 48879 # SENTINEL_BEEF - System shutdown initiated
```

Listing 13: Expected Complete System Output

9 Performance Analysis

9.1 System Overhead Analysis

System Operation	Instruction Cost	Frequency
Context Switch Complete	25 instructions	Per thread yield
System Call Handler	15 instructions	Per system call
Thread State Check	8 instructions	Per scheduler cycle
Scheduler Execution	20 instructions	Per scheduling decision
Memory Protection Check	5 instructions	Per memory access
Thread Unblock Check	10 instructions	Per OS main loop
Thread Table Access	12 instructions	Per thread operation
User Mode Switch	8 instructions	Per context switch

Table 7: Detailed System Operation Overhead Analysis

10 Challenges and Solutions

10.1 Technical Implementation Challenges

10.1.1 Challenge 1: Context Switching Complexity

Problem Description: Implementing reliable context switching with complete CPU state preservation across thread transitions while maintaining system stability.

Technical Solution:

- Comprehensive register saving/restoration mechanism in thread table
- Careful instruction pointer management during context switches
- Robust error handling for invalid thread states
- Extensive testing with multiple context switch scenarios

10.1.2 Challenge 2: CALL Instruction Implementation

Problem Description: The CALL instruction implementation requires proper stack management and return address handling.

Solution Implemented: The current implementation provides proper stack management with overflow detection and memory protection validation.

10.1.3 Challenge 3: Precise Timed Blocking

Problem Description: Implementing exactly 100-instruction blocking for SYSCALL PRN while maintaining system responsiveness.

Technical Solution:

- Instruction-level counter-based timing mechanism
- Periodic blocked thread checking in main OS loop
- Precise unblocking condition evaluation using thread table offset 9
- Comprehensive timing validation and testing

10.1.4 Challenge 4: LLM Assistance Limitations in Assembly Programming

Problem Description: During development, Large Language Models (LLMs) provided limited assistance with GTU-C312 assembly code writing, necessitating the implementation of a custom preprocessor system.

Root Cause Analysis:

- LLMs lack training data on custom instruction set architectures
- Assembly-level debugging requires deep understanding of instruction semantics
- Custom CPU architectures have unique constraints not covered by general AI training
- Complex memory layout and register allocation patterns are difficult for LLMs to optimize

Solution Implemented:

- Developed comprehensive preprocessor with macro expansion capabilities
- Created extensive symbol definition system for register and memory layout
- Implemented conditional compilation for different build configurations
- Built automated testing framework to validate assembly code correctness

Implementation Details: The preprocessor system bridges the gap between high-level programming concepts and low-level assembly implementation, providing the abstraction layer needed for efficient development.

10.1.5 Challenge 5: Cooperative Scheduling Reliability

Problem Description: Ensuring threads yield CPU voluntarily without system deadlock or thread starvation while maintaining responsive system behavior.

Technical Solution:

- Strategic SYSCALL YIELD placement in all algorithm implementations
- Comprehensive thread state monitoring and validation
- Deadlock detection and prevention mechanisms
- Fallback scheduling policies for non-responsive threads

Implementation Details: Careful analysis of algorithm control flow, systematic yielding point identification, and extensive testing with various thread interaction patterns.

10.1.6 Challenge 6: Memory Protection and Privilege Separation

Problem Description: Implementing robust memory protection between kernel and user modes while maintaining system performance and functionality.

Technical Solution:

- Hardware-level address range checking for user mode threads
- Automatic thread termination on memory protection violations
- Comprehensive privilege level management during mode transitions
- Efficient protection mechanism with minimal performance overhead

Implementation Details: Address validation logic in memory access instructions, mode-specific instruction execution paths, and comprehensive testing of protection boundaries.

11 LLM Interaction Documentation

11.1 AI-Assisted Development Process

As required by the project specification, this section documents the comprehensive use of AI-based tools throughout the GTU-C312 operating system development process. The project extensively utilized Large Language Models (LLMs) for both C implementation and GTU-C312 assembly code development.

11.2 Complete Chat History and Interactions

Comprehensive LLM Interaction Documentation:

The complete chat history, interaction logs, and AI assistance sessions for this project are available at:

https://www.perplexity.ai/search/this-is-my-operating-system-co-pPcBmybnRjO.D1woe611Ww

This documentation includes:

- Initial Architecture Discussions: AI-assisted design decisions for CPU architecture selection
- C Code Development: CPU simulator implementation with AI guidance
- Assembly Programming: GTU-C312 OS kernel development with LLM assistance
- **Debugging Sessions**: Problem-solving conversations for complex implementation issues
- **Testing Strategy**: AI-guided test case development and validation approaches
- **Documentation Writing**: Report structure and content development assistance

11.3 AI Tool Usage Analysis

11.3.1 Effective AI Assistance Areas

- C Programming: LLMs provided excellent guidance for CPU simulator implementation
- Algorithm Design: Effective assistance with scheduling algorithms and data structures
- Code Review: Helpful suggestions for code optimization and bug detection
- **Documentation**: Strong support for technical writing and report organization
- Testing Framework: Good guidance for comprehensive testing strategies

11.3.2 Limited AI Assistance Areas

- Custom Assembly Language: LLMs struggled with GTU-C312 specific instruction semantics
- **Memory Layout Design**: Required manual verification of complex memory management schemes
- Context Switching Logic: Assembly-level register management needed extensive manual debugging
- Instruction Set Optimization: Custom ISA constraints not well understood by AI models

11.4 Development Methodology with AI

Iterative AI-Assisted Development Process:

- 1. **Initial Design Phase**: Used AI for architecture brainstorming and design pattern suggestions
- 2. **Implementation Phase**: Leveraged AI for code generation, especially for C components
- 3. **Debugging Phase**: Employed AI for error analysis and solution suggestions
- 4. **Testing Phase**: Utilized AI for test case generation and validation strategies

- 5. **Documentation Phase**: Applied AI assistance for technical writing and report structure
- **AI Integration Benefits:**
- Accelerated development timeline through rapid prototyping
- Enhanced code quality through AI-suggested best practices
- Comprehensive testing coverage with AI-generated test scenarios
- Improved documentation quality with structured writing assistance

Manual Override Requirements:

- Custom instruction set implementation required manual coding
- Complex memory management logic needed manual verification
- Assembly-level optimization required domain expertise
- Integration testing demanded manual validation

This comprehensive AI-assisted development approach demonstrates the effective integration of modern AI tools while acknowledging their limitations in specialized domains like custom CPU architecture implementation.

12 Conclusion and Future Enhancements

12.1 Project Achievements

The GTU-C312 operating system project successfully demonstrates comprehensive mastery of fundamental operating system principles through practical implementation. Key achievements include:

- 1. **Complete System Implementation**: Successfully built an entire computing ecosystem from CPU simulation to user applications
- 2. **Cooperative Multitasking**: Implemented functional round-robin scheduling with voluntary thread yielding
- 3. **System Call Interface**: Developed comprehensive PRN, YIELD, and HLT system calls with proper state management
- 4. **Memory Protection**: Established robust kernel/user mode separation with automatic access control
- 5. **Thread Management**: Created complete thread lifecycle management with state preservation
- 6. **Algorithm Implementation**: Successfully implemented sorting, searching, and computational algorithms in custom assembly language
- 7. **Timed Blocking**: Achieved precise 100-instruction blocking for I/O operations
- 8. **Advanced Preprocessing**: Developed sophisticated macro expansion and conditional compilation system

12.2 Educational Value

This comprehensive project bridges the critical gap between theoretical operating system concepts and practical implementation, providing extensive experience in:

- Low-Level Systems Programming: Assembly language programming with custom instruction sets
- Computer Architecture Design: CPU simulation and instruction set architecture development
- Operating System Kernel Development: Core OS functionality implementation from scratch
- Thread Synchronization and Scheduling: Cooperative multitasking and resource management
- Memory Management and Protection: Privilege separation and access control mechanisms
- System Integration and Testing: Complex system debugging and validation procedures

12.3 Future Enhancement Opportunities

The GTU-C312 system provides an excellent foundation for advanced operating system features:

- 1. **Preemptive Scheduling**: Timer-based thread preemption with priority queues
- 2. Inter-Process Communication: Message passing and shared memory mechanisms
- 3. Virtual Memory System: Paging and memory virtualization with demand loading
- 4. File System: Basic file operations and storage management
- 5. Device Drivers: I/O device simulation and management
- 6. **Network I/O**: Network communication simulation and protocol implementation

12.4 Final Assessment

The GTU-C312 project represents a comprehensive and successful implementation of fundamental operating system concepts through practical hands-on development. The project demonstrates that complex operating system functionality can be understood, designed, and implemented through systematic development and careful attention to architectural principles.

This implementation provides an excellent foundation for understanding modern operating systems and serves as a valuable educational tool for exploring advanced operating system concepts. The cooperative multitasking system successfully demonstrates thread management, scheduling, system calls, and memory protection in a controlled and understandable environment.

The project's success validates the educational approach of building complete systems from scratch, providing students with deep understanding of the intricate relationships between hardware and software components in modern computing systems.

A Complete Source Code Listings

A.1 Project Directory Structure and GitHub Repository

```
GTU-CPU-SIM/
                 Project-Spring-2024-v2.pdf
                  OS_Semester_Project_Report__V3_.pdf
           output/
                  complex_no_debug.asm
                  gtu_os_preprocessed.asm
test_basic.asm
                  test complex.asm
                  test_conditional.asm
           programs/
                  complex_test.asm
                  gtu_os.asm
                  partition_OS_only/
                  sample_program
                  sample program2
                  sample_program3
test_CALL_RET
                  test_CALL_RET2
test_CPYI2_USER
                  test_input.asm
test_JIF
                  test_push_pop
           scripts/
                  test_preprocessor.sh
                  cpu.c
                  main.c
          simulator tools/
                 main.c
                  preprocessor
                  preprocessor.c
                  preprocessor.h
           Makefile
           README.md
```

Listing 14: GTU-C312 Project Directory Structure

Figure 1: Complete GTU-C312 Project Directory Structure

Source Code Repository: https://github.com/miskinkoala/GTU-CPU-Sim The complete source code for the GTU-C312 operating system project is available on GitHub, including:

- CPU simulator implementation in C with Harvard architecture support
- Advanced preprocessor with macro expansion and conditional compilation
- Complete operating system implementation in GTU-C312 assembly
- User thread implementations demonstrating various algorithms
- Comprehensive testing framework with automated validation
- Documentation, examples, and build system

A.1.1 GTU-C312 Project Makefile (Actual Implementation)

```
# GTU-C312 Project Makefile
CC = gcc
CFLAGS = -Wall -Wextra -std=c99 -g
```

```
# Directories
 SRC DIR = src
 TOOLS DIR = tools
 PROGRAMS_DIR = programs
10 # Targets
| SIMULATOR = $(SRC_DIR)/simulator
12 PREPROCESSOR = $ (TOOLS_DIR) / preprocessor
 .PHONY: all clean test help
16 # Default target
17 all: $(SIMULATOR) $(PREPROCESSOR)
19 # Build simulator
20 $ (SIMULATOR):
         $(MAKE) -C $(SRC_DIR)
 # Build preprocessor
24 $ (PREPROCESSOR):
         $(MAKE) -C $(TOOLS_DIR)
27 # Clean all
28 clean:
         $(MAKE) -C $(SRC_DIR) clean
         $(MAKE) -C $(TOOLS_DIR) clean
         rm -f $(PROGRAMS_DIR)/*.preprocessed
33 # Test with sample program
34 test: all
         ./$(PREPROCESSOR) $(PROGRAMS_DIR)/test_input.asm $(PROGRAMS_DIR)/
            test_output.asm -v
          ./$(SIMULATOR) $(PROGRAMS_DIR)/test_output.asm -D 1
 # Run OS simulation
 run-os: all
         ./$(PREPROCESSOR) $(PROGRAMS_DIR)/os_with_threads.asm $(
            PROGRAMS_DIR)/os_preprocessed.asm -v
         ./$(SIMULATOR) $(PROGRAMS_DIR)/os_preprocessed.asm -D 3
41
 # Debug modes
 debug-0: all
         ./$(SIMULATOR) $(PROGRAMS_DIR)/os_preprocessed.asm -D 0
 debug-1: all
         ./$(SIMULATOR) $(PROGRAMS_DIR)/os_preprocessed.asm -D 1
 debug-2: all
         ./$(SIMULATOR) $(PROGRAMS_DIR)/os_preprocessed.asm -D 2
52
 debug-3: all
53
         ./$(SIMULATOR) $(PROGRAMS_DIR)/os_preprocessed.asm -D 3
54
56 help:
         @echo "GTU-C312 Project Build System"
57
         @echo "Available targets:"
```

```
@echo " clean
                            - Clean all build files"
         @echo " test
61
                             - Run basic test"
         @echo " run-os
                            - Run OS simulation with debug mode 3"
62
         @echo " debug-0
                             - Run with debug mode 0 (print memory after
            halt)"
                            - Run with debug mode 1 (print memory after
         @echo " debug-1
            each instruction) "
         @echo " debug-2
                            - Run with debug mode 2 (interactive mode)"
         @echo "
                             - Run with debug mode 3 (print thread table)"
```

Listing 15: GTU-C312 Project Makefile

Build Instructions:

1. **Prerequisites**: GCC compiler, Make utility

2. Clone Repository: git clone https://github.com/miskinkoala/GTU-CPU-Sim

3. Navigate to Directory: cd GTU-CPU-Sim

4. **Build All Components**: make all

5. Run Basic Test: make test

6. Run Complete OS: make run-os

7. Debug Modes:

• make debug-0 - Print memory after halt

• make debug-1 - Print memory after each instruction

• make debug-2 - Interactive mode with keypress

• make debug-3 - Print thread table after context switches

8. Clean Build: make clean

9. Show Help: make help

A.2 GTU-C312 Operating System Kernel

The complete OS implementation includes thread table initialization, round-robin scheduling, context switching, system call handling, and memory protection mechanisms as detailed throughout this report. The Harvard architecture design enables efficient separation of instruction and data processing.

A.3 User Thread Implementations

Complete source code for all three user threads with detailed comments demonstrating bubble sort, linear search, and factorial calculation algorithms implemented in GTU-C312 assembly language with cooperative yielding.

A.4 CPU Simulator Implementation

C implementation of the GTU-C312 CPU simulator with Harvard architecture support, debug modes, instruction execution engine, memory management, and comprehensive error handling as shown in the implementation details section.

B Testing Results and Output Logs

B.1 Debug Mode Output Examples

Sample outputs from different debug modes showing system behavior during thread execution, context switching, and system call processing with Harvard architecture memory access patterns.

B.2 Performance Measurement Results

Detailed performance analysis data and timing measurements demonstrating the efficiency and correctness of the cooperative multitasking implementation with Harvard architecture benefits.