



1. USB-C INPUT (UFP sink, 5V + native USB) [ADR-0001]

TYPE-C-31-M-12

U5BLC6-25C6

[illegible]

4. LASER CHANNELS x3: low-side A03400A, off at boot [P5]





Figure 1: A schematic diagram of a 3-stage pipeline. The diagram shows three stages, each with a P1 and P2 processor. Stage 1 (BUTTON 1 TERM) has R40, C8, and R43. Stage 2 (BUTTON 2 TERM) has R41, C9, and R44. Stage 3 (BUTTON 3 TERM) has R42, C10, and R45. Each stage has a 3V3 power supply, a 10k btn pu, a 100n btn, and a 1k btn ser. The output of each stage is connected to the input of the next stage via a 1k btn ser. The final output is connected to a 1k btn ser. The diagram is labeled with J10, J11, and J12 on the left side.

Sheet: /		
File: esp32_laser_timing.kicad_sch		
Title: esp32-laser-timing		
Size: A2	Date: 2026-07-17	Rev: v1.4
KiCad E.D.A. 10.0.4		Id: 1/1