

[illegible]

2. CALIBRATION BEEPER (central-switched; clamp: flyback pop., TVS empty) [ADR-0002]

3. FILTERED 5VF: mic bias + midpoint reference supply [D9]

The diagram shows a three-stage circuit for a filtered 5V supply. It starts with a 5V source connected to a 100R resistor (R1). This is followed by a 5VF filter capacitor (C1), and finally a 100nF filter capacitor (C2). The output is a 5V supply.

4. MIC INPUT: 3.9k bias, 1u coupling, 100k to midpoint [source doc table]

5. 2.5V MIDPOINT: 10k/10k from 5VF, 10u|100n [source doc table]

The diagram shows a two-stage divider circuit. The first stage, labeled R4, takes a 5VF input (10k) and produces a VMID output (10k). The second stage, labeled C5, takes the VMID input (10u) and produces a TP3 output (100n). The final output is TP3, which is 2V5 MID.

6. OPA1678: A = x1.5 non-inv, B = unity inverter -> diff x3 [source doc table]

7. OUTPUT: 68R/leg -> CM-choke reserve (OR bridged) -> pair [D7]

68R Iso +

CM choke DNP

OR choke byp +

OR choke byp -