IC Design

Homework #3

(Due on 2018/12/07, 13:20. Verilog code and Report upload to CEIBA)

- ♦ Plagiarism is not allowed. 10% penalty for each day of delay.
- ♦ Any further questions, you can send e-mail to the TA or leave messages on the board of the class website.
- ♦ TA email: r06943124@ntu.edu.tw / r06943159@ntu.edu.tw , EE2-329

Specifications

In this homework, you are asked to design a **gate-level combinational circuit** that finds the median among five given numbers. The inputs of this circuit are **five distinct 8-bit signed** digital values (in *two's complement*), denoted as *i0*, *i1*, *i2*, *i3*, *i4*. The output of the circuit, denoted as *median*, is a **3-bit number** that indicates which one is the median. The relationship between input and output is listed as follows:

- ➤ If i0 is the median, median will be 3'b000.
- ➤ If i1 is the median, median will be 3'b001.
- ➤ If *i*2 is the median, *median* will be 3'b010.
- ➤ If i3 is the median, median will be 3'b011.
- ➤ If *i4* is the median, *median* will be 3'b100. Following are some examples of the I/O:

Input					Output
iO	il	i2	i3	i4	median
01100010	10001111	00110101	01000001	11101000	010
11000001	00100001	00011001	10000101	11110100	100
11101101	01110111	11011101	11010101	01110110	000

There are some important things that you should notice:

- Your design should base on the **standard cells in the lib.v**. All logic operations in your design **MUST consist of the standard cells** instead of using the operands such as "+", "-", "&", "|", ">", and "<".
- ➤ Design your homework in the given "Comparator_51.v" file. You are NOT ALLOWED to change the filename and the header of the top module (i.e. the module name and the I/O ports).
- ➤ If your design contains more than one module, don't create new file for them, just put those modules in "Comparator 51.v."

- You don't need to consider the situation of two or more identical medians. The five given numbers are always different.
- The output waveform will be dumped to file "Comparator_51.fsdb." You can use nWave to examine it.

Grading

1. Gate-level design using Verilog (70%)

Your score will depend on both the correctness and performance of your design. We provide a test bench which automatically grades your design. Following is the grading policy:

Correctness & Performance	Score	
Fail to pass the test bench.	40 * (1-err #/1000)	
Functionally correct	40	
Critical path < 9ns	45	
Critical path < 8ns	50	
Critical path < 7ns	55	
Critical path < 6ns	60	
Critical path < 5ns	65	
Critical path < 4ns	70	
Using operands, not standard cell logic	0	
Plagiarism	0	

2. Report (30%)

You should also introduce and discuss about your design. Following are some requirements of your report.

- Circuit diagram (15%)
 Plot the circuit diagram of your design. You are encouraged to plot it hierarchically so that the reader can understand your design easily.
- ➤ Discussion (15%)

Discuss about your design. For example, introduce you design, how do you do the comparison, which technique is adopted in your design, how do you improve your critical path.

Congratulations! Your score is 70!

Notification

Following are the files you will need (available on the class website)

HW3.zip includes

- **HW3_2018.pdf**: this document.
- **HW3_tutorial** Verilog introduction
- Comparator_51.v:

Dummy design file. Program the design in this file.

The header of the top module and the declaration of the I/O ports are predefined in this file and you are not allowed to change them.

- **lib.v**: standard cells.
- tb_Comparator_51.v:

Testbench for your design.

• in0.dat, in1.dat, in2.dat, in3.dat, in4.dat:

Input patterns for test bench. Please put these files in the folder that contains tb_Comparator_51.v when doing simulation.

• answer.dat:

Output patterns of correct answers for test bench. Please put the file in the folder that contains tb_Comparator_51.v when doing simulation.

- The following files should be compressed and uploaded to CEIBA by due time.
 - Report (PDF format)
 - Comparator_51.v
- File name rule : *HW3_(student id)_v#*

Ex. HW3_b03901301_v1.rar

Ex. HW3_b03901311_v2.rar

TA: 王鈺凱, 江子近, EE2-329

TA email: r06943124@ntu.edu.tw, r06943159@ntu.edu.tw

HW3 Office hours: 12/04 19:00-21:00 @ 博理 215

12/06 19:00-21:00 @ 博理 215

If you have no time at office hours, you can email TA to discuss another time for appointment.