



臺灣大學

IC Design HW4 Tutorial

Tzi-Dar Chiueh

2018/12/14



臺灣大學

Outline

- Flow & Notification of HW4
- Standard Cell Library
- MAC example
- Pipeline MAC example
- Verification
- Reminder



Flow

臺灣大學

- Correctness (50%)
- The product of the minimum half cycle time and the number of transistors (20%)
- First, design a circuit that can pass testbench
- Second, decrease the HALF_CYCLE in testbench.v until it failed ($\text{CYCLE} < \text{critical path}$). The minimum half cycle time is the minimum HALF_CYCLE for successfully pass testbench.



臺灣大學

Flow

- Third, Find the number of transistors in your design by hand.

```
module AN3(Z,A,B,C,number);
    output Z;
    input A,B,C;
    parameter size = 10'd50;
    output [size:0] number;
    wire [size:0] number;
    assign number=11'd8;
```

- Finally, modify your design to get better product of the minimum half cycle time and the number of transistors. Trade-off between them. Ex. Try different adders, carry-skip, carry-lookahead, etc.



臺灣大學

Notification of HW4!!

- In this HW, all the logic operation MUST consist of standard cell (defined in lib.v). You can NOT use logic operators.

~~wire a, b, c;
assign a = b & c;~~

→ Behavioral Modeling

wire a, b, c;
AN2 an(a, b, c);

→ Structural Modeling



臺灣大學

Notification of HW4!!

- Do NOT change any module name and port name in lin_class.v, just modify the module description, otherwise you can't pass testbench.

```
1 module lin_class (input      i_clk,
2                      input      i_RST_N,
3                      input [5:0] i_IM1,
4                      input [5:0] i_IM2,
5                      input [5:0] i_IM3,
6                      output [15:0] o_WGT_SUM,
7                      output      o_POS,
8                      output [50:0] NUMBER);
```

**Don't
Change**

- Use FD2 (positive edge) module for flip flop.



臺灣大學

Standard Cell Library



Standard Cell Library (lib.v)

臺灣大學

- Choose what you need
 - Compose your circuit according to I/O connections
-
- IV // not
 - AN3
 - AN4
 - AN2
 - EN // xnor
 - EN3
 - EO // xor
 - EO3
 - FA1 // full adder
 - FD1 // negative edge DFF
 - FD2 // positive edge DFF
 - ND2 // nand
 - ND3
 - ND4
 - NR2 // nor
 - NR3
 - OR2 // or
 - OR3
 - OR4
 - HA1 // half adder
 - MUX21H // 2-to-1 MUX



臺灣大學

```
module Reg3(Q,DD,CLK,RESET,Reg3_num);
    output [2:0] Q;
    input [2:0] DD;
    input CLK,RESET;

    output wire [50:0] Reg3_num;
    wire [50:0] FD_num0,FD_num1,FD_num2;

    assign Reg3_num=
        FD_num0+FD_num1+FD_num2;

    FD2 fd0(Q[0],DD[0],CLK,RESET,FD_num0);
    FD2 fd1(Q[1],DD[1],CLK,RESET,FD_num1);
    FD2 fd2(Q[2],DD[2],CLK,RESET,FD_num2);

endmodule
```

```
module DUT(clk,rst,
           A,B,C,D);
    input clk;
    input rst;
    input [3:0] A;
    input [6:0] B;
    input [5:0] C;
    output [14:0]D;
    wire [50:0] DUT_num;

    wire [50:0] num0,num1;
    assign DUT_num=num0+num1;

    wire [2:0] A_reg,B_reg;
    Reg3 rr0(A_reg,A[2:0],clk,rst,num0);
    Reg3 rr1(B_reg,B[2:0],clk,rst,num1);

endmodule
```





臺灣大學

MAC(multiplier-accumulator) Example



臺灣大學


2-bit MAC Example (1/2)





臺灣大學

2-bit MAC Example (2/2)







臺灣大學


Timing Path Calculation By Hand

Register delay time 0.441

Register setup time 0.581

Booth encoder delay 1.5 (assume)





Timing Path Calculation By Simulation

臺灣大學

- Modify HALF_CYCLE in testfixture.v to test your critical path

```
1 `timescale 1ns / 1ps
2 `define HALF_CYCLE 1.9
3
4 module testfixture();
5
6 integer i, j, k, err_count;
7
```

- First, loosen the clock cycle when you're checking your circuit logic. Once the logic is correct, start to shorten the clock period to find the critical path.




臺灣大學

Pipeline MAC Example



臺灣大學

Pipelined Structure





臺灣大學

Verification




臺灣大學

Test and Verify Your Circuit

- By applying input patterns and observing output responses

Testbench





臺灣大學

Compile and debug

- Source
 - source /usr/cadence/cshrc
 - source /usr/spring_soft/CIC/verdi.cshrc
- Include the testbench & lib.v files to run simulation
 - ncverilog +access+r testfixture.v lin_class.v lib.v

```
=====
Summary:
-----
Half Cycle:      1.900000
Area:           4452
Error Count:     0
=====
```



臺灣大學

Reminder (1/2)

- Loosen the clock cycle when you're checking your circuit logic.
- Once the logic is correct, start to shorten the clock period to find the critical path.
- Use basic gates provided in lib.v to design your circuit. No behavior level code will be accepted.



臺灣大學

Reminder (2/2)

- Due on 2019/01/04 13:20
- For any further questions , contact TAs !
 - 江子近 r06943159@ntu.edu.tw
 - 王鈺凱 r06943124@ntu.edu.tw
- To know more about Verilog, refer to
 - http://www.ece.umd.edu/courses/enee359a.S2008/verilog_tutorial.pdf