
# Extension: Multiplication & Division

Specifications

# **Extension Description**

- Main Goal
  - Add a computation unit and control unit to support multiplication and division instructions
  - Add two special registers (\$ні & \$lo) for these instructions
- 4 New R-type Instructions
  - mult \$rt \$rs ({\$HI,\$L0}=\$rt\*\$rs)
  - divu \$rt \$rs (\$HI=\$rt/\$rs, \$LO=\$rt%\$rs)
  - mfhi \$rd (\$rd=\$HI)
  - mflo \$rd (\$rd=\$LO)



+define+MultDiv in ncverilog simulation command

## Instructions

Instrcution	op/func	Meaning
mult \$rs \$rt	0/24	Multiply \$rs with \$rt, and store upper 32 bits in \$HI, lower 32 bits in \$LO
div \$rs \$rt	0/26	Divide \$rs by \$rt, and store the remainder in \$HI, the quotient in \$LO
mfhi \$rd	0/16	Move the data from \$HI to \$rd
mflo \$rd	0/18	Move the data from \$LO to \$rd


# Architectures (1/2)

- There are two implementation styles
- 1. Iterative Approach
  - Use multiple cycles for ALU computation of mult and div, and one cycle for other ALU computation
  - During mult/div iterations, the successive instructions should be stalled to avoid hazards (Longer execution time)
  - Simple control signals for hazard free execution
  - Check "IterMultDiv.pdf" for more

# Architectures (2/2)

#### 2. Pipeline Approach

- Use pipelined multiplication and division units
- ALU stage will be further separated into multiple pipeline stages (for example, 2 stages of ALU in right figure)
- No stalls during successive mult/div (Shorter execution time)
- Complicated forwarding schemes



## **Test Program Generation**

- In file "generate":
  - MultDiv\_generate.py
    - Python (version = 3.x)
    - Modify nb
    - I\_mem\_MultDiv\_ref & TestBed\_MultDiv\_ref should be placed in the same folder
    - I\_mem\_MultDiv & TestBed\_MultDiv will be generated
      - Provided file in nb8
- +define+MultDiv in neverilog simulation command

## **Comparison Metrics**

- Base on the test program "I\_mem\_MultDiv"
- Score 1 (MD\_S1): Area of MultDiv (um²)
  - MD\_S1 = area of MultDiv area of baseline chip
- Score 2 (MD\_S2): Total execution time (ns)
  - MD\_S2 = total execution time of test program
- Score 3 (MD\_S3): Minimum clock period (ns)
  - MD S3 = clock period of MIPS core
- Don't worry about the performance evaluation. It is just one of the criteria. Focus more on what you design to solve problems you face.

#### Some Possible Discussion

- Design methodology for good score (before/after)
- Other detailed discussion will be appreciated