DSD Final Project Scores (MIPS)

1. Baseline

(1) Area: 249159.647325 (um₂)

截圖:

```
·**********************************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date : Sun Jun 28 01:07:58 2020
     typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
Number of nets:
                                                20212
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                                 3129
Combinational area:
                                      140100.001422
                                      21107.169114
109059.645903
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
                                            0.000000
                                     2342585.313324
Net Interconnect area:
Total cell area:
Total area:
                                      249159.647325
                                     2591744.960649
```

(2) Total Simulation Time of given has Hazard testbench: 8369.94 (ns)

截圖:

(3) Area*Total Simulation Time:

 $249159.647325 * 8369.94 \approx 2085451298.5314105$ (um₂ * ns)

(4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns)

Sdc: 3

Tb: 4.57

2. BrPred

(1) Total execution cycles of given I_mem_BrPred: 1149(ns)

截圖:

(2) Total execution cycles of given I mem hasHazard: 9596(ns)

截圖:

```
Time: 2530 PS

addr = 0, data = 0, answer = 0

addr = 1, data = 1, answer = 1

addr = 1, data = 1, answer = 1

addr = 3, data = 1, answer = 2

addr = 4, data = 3, answer = 3

addr = 5, data = 5, answer = 8

addr = 6, data = 8, answer = 13

addr = 7, data = 13, answer = 13

addr = 9, data = 34, answer = 13

addr = 10, data = 13, answer = 14

addr = 10, data = 14, answer = 14

addr = 10, data = 23, answer = 23

addr = 11, data = 89, answer = 89

addr = 12, data = 144, answer = 144

addr = 13, data = 233, answer = 233

addr = 14, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 16, data = 233, answer = 237

addr = 17, data = 237, answer = 377

addr = 18, data = 233, answer = 238

addr = 19, data = 231, answer = 377

addr = 17, data = 37, answer = 389

addr = 19, data = 144, answer = 144

addr = 20, data = 89, answer = 89

addr = 19, data = 144, answer = 137

addr = 17, data = 37, answer = 389

addr = 19, data = 144, answer = 144

addr = 20, data = 89, answer = 89

addr = 19, data = 14, answer = 138

addr = 19, data = 14, answer = 144

addr = 20, data = 89, answer = 39

addr = 19, data = 41, answer = 139

addr = 10, data = 41, answer = 139

addr = 10, data = 41, answer = 144

addr = 20, data = 8, answer = 89

addr = 10, data = 11, answer = 139

addr = 20, data = 34, answer = 13

addr = 27, data = 3, answer = 13

addr = 27, data = 3, answer = 13

addr = 28, data = 3421, answer = 14

addr = 29, data = 3421, answer = 14

addr = 20, data = 3421, answer = 14

addr = 20, data = 3421, answer = 14

addr = 32, data = 3421, answer = 14

addr = 33, data = 3421, answer = 14

addr = 37, data = 3421, answer = 14

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10, data = 10, answer = 10

addr = 10
```

(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): 267800-249159=18641(um₂)

```
Report: area
Dosign: CIMP
Dosig
```

3. L2 Cache

- (1) Average memory access time: 6.263(ns)
- HT1+MR1*(HT2+MR2*MP2) = 5.71*(1+0.085*(1+0.028*5)) = 6.263
- (2) Total execution time of given I mem L2Cache: (ns)

截圖:

4. MultDiv

(1) Area of MultDiv (Total area of MultDiv minus baseline design, two design clock cycle need to be same): 284726.9667 – 249159.647325 = 35567.3194(um₂)

```
*************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date : Mon Jun 22 16:40:57 2020
Library(s) Used:
      typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
Number of nets:
                                                      23514
Number of cells:
Number of combinational cells:
                                                      22371
18083
Number of sequential cells:
Number of macros/black boxes:
Number of buf/iny:
Number of references:
                                                        4285
                                                        3908
                                                         163
                                           165645.871266
24439.165263
119081.095434
Combinational area:
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
                                                  0.000000
Net Interconnect area:
                                          2711953.833313
Total cell area:
                                          284726.966700
2996680.800013
Total area:
```

(2) Total execution time of given I mem MultDiv: 1917.98(ns)

(3) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns) Sdc: 3

Tb: 4.21