

PANDA Component Description: *output_port*

Overview

The `output_port` component implements a simple parallel output port with adjustable width.

Generics

Name	Type	Default	Description
<code>port_width</code>	integer	8	Port width (min 1, max 8)

External Ports

Name	Type	Width	Description
<code>pout</code>	<code>std_logic_vector</code>	<code>port_width</code>	Output Port

Registers

Output Register

Name: `POUT`
Address: Base + 0x00

Name	POUT
R/W	R/W
Reset Value	0x00

The value of `POUT` is assigned directly to the port. `POUT` has the same width as the port (`port_width`) and is right adjusted. Unused higher order bits are always read as '0' and can be written with any value.