
Cache Issues




General Cache Principle

SETUP:


- · Requestor making a stream of lookup requests to a data store.
- Some observed predictability e.g. locality in reference patterns.

TRICK:

- · Small, fast cache memory between requestor & data store
- · Cache holds <tag, value> pairs most likely to be requested



Basic Cache Algorithm



ON REFERENCE TO Mem[X]:
Look for X among cache tags...

HIT: X = TAG(i), for some cache line i

READ: return DATA(i)

WRITE: change DATA(i); Start Write to Mem(X)

MISS: X not found in TAG of any cache line

- · REPLACEMENT SELECTION:
 - Select some line k to hold Mem[X] (Allocation)

READ: Read Mem[X]

Set TAG(k)=X, DATA(K)=Mem[X]

WRITE: Start Write to Mem(X)

Set TAG(k)=X, DATA(K)= new Mem[X]

Cache Design Issues

Associativity - a basic tradeoff between

- · Parallel Searching (expensive) vs
- · Constraints on which addresses can be stored where

Block Size:

Amortizing cost of tag over multiple words of data

Replacement Strategy:


- OK, we've missed. Gotta add this new address/value pair to the cache. What do we kick out?
 - Least Recently Used: discard the one we haven't used the longest.
 - Plausible alternatives, (e.g. random replacement.

Write Strategy:

· When do we write cache contents to main memory?

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 3 6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 4

Fully Associative Cache




Direct Mapped Cache

Low-cost extreme:

Single comparator

Use ordinary (fast) static RAM for cache tags & data:



Direct-Mapped Cache Contention

	Address	Line	Miss	Works
Loop A: Pgm at 1024 ,data at 37:	1024 37 1025 38 1026 39 1024	0 37 1 38 2 39 0		Assume 1024-line direct-mapped cache, 1 word/line. Consider tight loop, at steady state:
Loop B: Pgm at 1024 , data at	1024 2048 1025 2049 1026 2050	0 0 1 1 2 2	MISS MISS MISS MISS MISS	(assume WORD, not BYTE, addressing) but not here!
2048	1024	0	MISS	We need some associativity, But not full associativity

6.004 - Fall 2007

Fully-assoc. vs. Direct-mapped

Fully-associative N-line cache:

- N tag comparators, registers used for tag/data storage (\$\$\$)
- Location A might be cached in any one of the N cache lines; no "collisions" possible
- Replacement strategy (e.g., LRU) used to pick which line to use when loading new word(s) into cache

Direct-mapped N-line cache:

- 1 tag comparator, SRAM used for tag/data storage (\$)
- Location A is cached in a specific line of the cache determined by its address; address "collisions" possible
- Replacement strategy not needed: each word can only be cached in one specific cache line

L16 - Cache Issues 8

A <u>set</u> is a collection of cache locations in which the contents of a given memory address may be placed.


· Set is entire cache

L16 - Cache Issues 7

· Each set is a single line

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9:32 AM

N-way Set-Associative Cache




Associativity implies choices...


ISSUE: Replacement Strategy


Direct-mapped

N-way set associative

Fully associative







· compare addr with each

tag simultaneously

- · compare addr with only one taa
- · location A can be
- · compare addr with N tags simultaneously
- · location A can be stored · location A can be stored in any cache line

stored in exactly one cache line

6.004 - Fall 2007

belonging to that set

in exactly one set, but in

any of the N cache lines

modified 11/1/2007 9:32 AM

L16 - Cache Issues 10

Replacement Strategy

(0,1,2,3) Hit 2 -> (2,0,1,3)(2,0,1,3) Hit 1 -> (1,2,0,3)(1,2,0,3) Miss -> (3,1,2,0)(3,1,2,0) Hit $3 \rightarrow (3,1,2,0)$

LRU (Least-recently used)

6.004 - Fall 2007

- · keeps most-recently used locations in cache
- need to keep ordered list of N items \rightarrow N! orderings \rightarrow $O(\log_2 N!) = O(N \log_2 N)$ "LRU bits" + complex logic

Overhead is $O(N \log_2 N)$ bits/set

FIFO/LRR (first-in, first-out/least-recently replaced)

- cheap alternative: replace oldest item (dated by access time)
- · within each set: keep one counter that points to victim line

Random (select replacement line using random, uniform distribution)

· no "pathological" reference streams causing wost-case results

11/1/07

modified 11/1/2007 9:32 AM

- · use pseudo-random generator to get reproducible behavior;
- · use real randomness to prevent reverse engineering!

Overhead is $O(\log_2 N)$ bits/cache!

L16 - Cache Issues 11

Overhead is

O(log2N)

bits/set

Cache Benchmarking

Suppose this loop is entered with R3=4000:

ADR:	Instruction		<u>D</u>
400:	LD(R3,0,R0)	400	4000+
404:	ADDC(R3,4,R3)	404	
408:	BNE(R0,400)	408	

GOAL: Given some cache design, simulate (by hand or machine) execution well enough to determine hit ratio.

1. Observe that the sequence of memory locations referenced is

400, 4000, 404, 408, 400, 4004, ...

We can use this simpler reference string, rather than the program, to simulate cache behavior.

2. We can make our life easier in many cases by converting to word addresses: 100, 1000, 101, 102, 100, 1001, ...

(Word Addr = (Byte Addr)/4)

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9:32 AM L16 - Cache Issues 12

Cache Simulation

4-lir			
Addr	Line#	Miss?	
100	0	M	Collision
1000	0	M	Miss
101	1	M	IVIISS
102	2	M	
100	0	M	
1001	1	M	
101	1	M	
102	2		
100	0		
1002	2	M	
101	1		
102	2	M	
100	0		
1003	3	M	
101	1		
102	2		7/16 miss

6.004 - Fall 2007 11/1/207 9:32 AM L16 - Cache Issues 13

Associativity: Full vs 2-way

8-line Fully-associative. LRU

D-IIIIE I Ully-a550Clative, LNO				
Addr	Line#	Miss?		
100	0	M		
1000	1	M		
101	2	M		
102	3	M		
100	0			
1001	4	M		
101	2			
102	3			
100	0			
1002	5	M		
101	2			
102	3			
100	0			
1003	6	M		
101	2			
102	3			

2-way, 8-line total, LRU Addr Line/N Miss? 100 0,0 1000 0,1 M 101 1,0 M 102 2,0 100 0,0 1001 1,1 M 101 1,0 102 2,0 100 0,0 1002 2,1 M 101 1,0 102 2,0 100 0,0 1003 3,1 M 101 1,0

1/4 miss

6.004 - Fall 2007

1/4 miss


11/1/07

102

2,0 modified 11/1/2007 9:32 AM

L16 - Cache Issues 14

Associativity vs. miss rate



- \cdot 8-way is (almost) as effective as fully-associative
- · rule of thumb: N-line direct-mapped == N/2-line 2-way set assoc.

Devil's Advocacy Games

Your company uses the cheaper FIFO cache, the competition	Set 0 tags:	2-way, LRU #0 #1 1000 2 000		2-way, FIFO #0 #1 2000 1000	
uses LRU. Can you devise a benchmark to make your cache look better?	Adr	Set,#	Н/М	Set,#	Н/М
IOOK DODDOI ;	100	0,0	М	0,0	М
	1000	0, 1	М	0, 1	М
Assume Ox100 sets, 2-way	100	0,0	Н	0,0	Н
2 way	2000	0, 1	М	0,0	М
_	1000	0,0	М	0,0	Н
BI	NGO!				

A carefully-designed benchmark can make either look better...

Pessimal case: next adr referenced is the one just replaced!

Random replacement makes this game harder...


6.004 - Fall 2007 11/1/07 modified 11/1/20079:32 AM L16 - Cache Issues 15 6.004 - Fall 2007 11/1/07 modified 11/1/20079:32 AM L16 - Cache Issues 16

Increasing Block Size

More Data/Tag

Overhead < ¼ bit of Tag per bit of data

Enlarge each line in cache:




- ·blocks of 2^B words, on 2^B word boundaries
- · always read/write 2^B word block from/to memory
- · locality: access on word in block, others likely
- · cost: some fetches of unaccessed words

BIG WIN if there is a wide path to memory


6.004 - Fall 2007 11/1/07 modified 11/1/2007 9:32 Al

07 modified 11/1/2007 9:32 AM L16 - Cache Issues 17

4-word block, DM Cache



Valid bits



Problem:

- $\bullet\,$ Ignoring cache lines that don't contain anything of value... e.g., on
 - start-up
 - "Back door" changes to memory (eg loading program from disk)

Solution:

- Extend each TAG with VALID bit.
- · Valid bit must be set for cache line to HIT.
- · At power-up / reset : clear all valid bits
- Set valid bit when cache line is first replaced.
- Cache Control Feature: Flush cache by clearing all valid bits, Under program/external control.

Handling of WRITES

Observation: Most (90+%) of memory accesses are READs. How should we handle writes? Issues:

Write-through: CPU writes are cached, but also written to main memory (stalling the CPU until write is completed). Memory always holds "the truth".

Write-behind: CPU writes are cached; writes to main memory may be buffered, perhaps pipelined. CPU keeps executing while writes are completed (in order) in the background.

Write-back: CPU writes are cached, but not immediately written to main memory. Memory contents can be "stale".

Our cache thus far uses write-through.

Can we improve write performance?

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 19 6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 20

Write-through

ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X == TAG(i), for some cache line i

·READ: return DATA[I]

•WRITE: change DATA[I]; Start Write to Mem[X]

MISS: X not found in TAG of any cache line

·REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

·READ: Read Mem[X]

 \triangleright Set TAG[k] = X, DATA[k] = Mem[X]

WRITE: Start Write to Mem[X]

 \triangleright Set TAG[k] = X, DATA[k] = new Mem[X]

6.004 - Fall 2007

11/1/07

modified 11/1/2007 9:32 AM

L16 - Cache Issues 21

Write-back

ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X = TAG(i), for some cache line I

•READ: return DATA(i)

WRITE: change DATA(i); Start Write to Mom[X]

MISS: X not found in TAG of any cache line

·REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

■Write Back: Write Data(k) to Mem[Tag[k]]

·READ: Read Mem[X]

 \triangleright Set TAG[k] = X, DATA[k] = Mem[X]


·WRITE: Start Write to Mem[X]

 \triangleright Set TAG[k] = X, DATA[k] = new Mem[X]

Is write-back worth the trouble? Depends on (1) cost of write; (2) consistency issues.

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9:32 AM L16 - Cache Issues 22

Write-back w/ "Dirty" bits



ON REFERENCE TO Mem[X]: Look for X among tags...

HIT: X = TAG(i), for some cache line I

·READ: return DATA(i)

•WRITE: change DATA(i); Start Write to Wem[X] D[i]=1

MISS: X not found in TAG of any cache line

•REPLACEMENT SELECTION:

Select some line k to hold Mem[X]

•If D[k] == 1 (Write Back) Write Data(k) to Mem[Taq[k]]

•READ: Read Mem[X]; Set TAG[k] = X, DATA[k] = Mem[X], D[k]=0

·WRITE: Start Write to Mem[X] D[k]=1

 \triangleright Set TAG[k] = X, DATA[k] = new Mem[X]

Caches: Summary

Associativity:

- · Less important as size increases
- 2-way or 4-way usually plenty for typical program clustering; BUT additional associativity
 - Smooths performance curve
 - Reduces number of select bits (we'll see shortly how this helps)
- · TREND: Invest in RAM, not comparators.

Replacement Strategy:

- · BIG caches: any sane approach works well
- · REAL randomness assuages paranoia!

Performance analysis:

- Tedious hand synthesis may build intuition from simple examples, BUT
- Computer simulation of cache behavior on REAL programs (or using REAL trace data) is the basis for most real-world cache design decisions.

6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 23 6.004 - Fall 2007 11/1/07 modified 11/1/2007 9.32 AM L16 - Cache Issues 24