



Lab 4 Summary Irvin, Mitchell Section 7441 02/05/16









Part 1 VWF



Part 2 BDF



Part 2 VWF



4:1 MUX VHDL file

```
ab4part1.vwf 📗 🕸 MUX_41a.vhd
1part1.bdf
                                            🖟 Compile
    1 library ieee; use ieee.std_logic_1164.all;
    S1, S0: in bit;
    3
           D3, D2, D1, D0: in bit;
    5
           Y: out bit
    6
        );
    7
       end MUX_41a;
    8 = architecture logic OF MUX_41a IS
    9 ■begin
           Y \leftarrow (D0 \text{ and (not S1) and (not S0)) or}
   10
   11
               (D1 and (not S1) and S0 ) or
   12
               (D2 and S1 and (not S0)) or
                        S1 and S0);
   13
               (D3 and
   14
           end logic;
```