# MIPS Reference Data



		_				
CORE INSTRUCTI	ON SE				OPCODE	
NAME, MNEMO	NIC	FOR- MAT			/ FUNCT (Hex)	
Add	add	R	R[rd] = R[rs] + R[rt]	(1)		
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>	
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>	
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub>	
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>	
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>	
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>	
Branch On Not Equa	<b>l</b> bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>	
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>	
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>	
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>	
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>	
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>	
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 <sub>hex</sub>	
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f <sub>hex</sub>	
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>	
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>	
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d <sub>hex</sub>	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>hex</sub>	
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a <sub>hex</sub>	
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b <sub>hex</sub>	
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)		
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 <sub>hex</sub>	
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 <sub>hex</sub>	
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>	
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 <sub>hex</sub>	
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>	
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)		
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>	
(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.)						

(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

### BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	e
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

			2	OLCODE
			_	/ FMT /FT
		FOR-	•	/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0//-1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add		FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	гк	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c <i>x</i> .s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare	cx.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v
Double			{F[ft],F[ft+1]})?1:0	11/11/ //
			==, <, or <=) ( y is 32, 3c, or 3e)	
	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double	mar.a	110	{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	Sub.u	110	$\{F[ft],F[ft+1]\}$	
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP	ldc1	ī	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double	1001	•	F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	$R[rd] = R[rt] \gg shamt$	0//-3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
G. ED				

(2) OPCODE

(2) 3d/--/--

### FLOATING-POINT INSTRUCTION FORMATS

ARITHMETIC CORE INSTRUCTION SET

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

M[R[rs]+SignExtImm] = F[rt]; (M[R[rs]+SignExtImm+4] = F[rt+1]

### **PSEUDOINSTRUCTION SET**

Store FP Double

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCOL	FS BAS	E CONVER	ROIP	ASCII	SVME	OLS		(9)	
	(1) MIPS		101011, 7			ASCII		Heva-	ASCII
	funct	funct	Dinomi	Deci-	deci-		Deci-	deci-	Char-
opcode			Binary	mal		Char-	mal		
(31:26)	(5:0)	(5:0)	00.0000		mal	acter	- (1	mal	acter
(1)	sll	add.f	00 0000		0	NUL	64	40	(a)
		$\mathrm{sub}f$	00 0001		1	SOH	65	41	A
j	srl	mul.f	00 0010		2	STX	66	42	В
jal	sra	div.f	00 0011	. 3	3	ETX	67	43	С
beq	sllv	sqrt. $f$	00 0100		4	EOT	68	44	D
bne		abs. $f$	00 0101		5	ENQ	69	45	E
blez	srlv	mov $f$	00 0110		6	ACK	70	46	F
bgtz	srav	neg $f$	00 0111		7	BEL	71	47	G
addi	jr		00 1000		8	BS	72	48	Н
addiu	jalr		00 1001		9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000		10	DLE	80	50	P
(2)	mthi		01 0001		11	DC1	81	51	Q
` /	mflo	movz.f	01 0010		12	DC2	82	52	Ř
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100		14	DC4	84	54	T
			01 0101		15	NAK	85	55	Ù
			01 0110		16	SYN	86	56	V
			01 0111		17	ETB	87	57	w
	mult		01 1000		18	CAN	88	58	X
	multu		01 1000		19	EM	89	59	Y
	div		01 1001		1a	SUB	90	5a	Ž
	divu		01 1010		1b	ESC	91	5b	
	aivu		01 1011		10 1c	FS	91	5c	_]
			01 1100		1d	GS	93	5d	1
							93		]
			01 1110		1e	RS		5e	^
2.1			01 1111	31	1f	US	95	5f	-
lb	add	cvt.s.f	10 0000		20	Space	96	60	
lh	addu	$\operatorname{cvt.d} f$	10 0001		21	!	97	61	a
lwl	sub		10 0010		22		98	62	b
lw	subu		10 0011		23	#	99	63	c
lbu	and	cvt.w.f	10 0100		24	\$	100	64	d
lhu	or		10 0101		25	%	101	65	e
lwr	xor		10 0110		26	&	102	66	f
	nor		10 0111		27		103	67	g
sb			10 1000		28	(	104	68	h
sh			10 1001		29	)	105	69	i
swl	slt		10 1010		2a	*	106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k
			10 1100		2c	,	108	6c	I
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111		2f	/	111	6f	O
11	tge	c.f.f	11 0000	48	30	0	112	70	р
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11 0010		32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.f	11 0100		34	4	116	74	t
ldc1	-	c.ult.f	11 0101		35	5	117	75	u
ldc2	tne	c.ole.f	11 0110		36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc		c.sf.f	11 1000		38	8	120	78	X
swc1		c.si.j	11 1000		39	9	120	79	
swc1			11 1001		3a	:	121	79 7a	y z
SWCZ		c.seq.f	11 1010		3b		122	7a 7b	
		c.ngl.f				;		,	{
, -		c.lt. $f$	11 1100		3c	<	124	7c	1
sdc1		c.nge.f	11 1101		3d	=	125	7d	}
sdc2		c.le.f	11 1110		3e	>	126	7e	~
		c.ngt $f$	11 1111	63	3f	?	127	7f	DEL
1)	1 (21 26)	0							


(1) opcode(31:26) == 0 (2) opcode(31:26) ==  $17_{\text{ten}}$  ( $11_{\text{hex}}$ ); if fmt(25:21)== $16_{\text{ten}}$  ( $10_{\text{hex}}$ ) f = s (single); if fmt(25:21)== $17_{\text{ten}}$  ( $11_{\text{hex}}$ ) f = d (double)


## IEEE 754 FLOATING-POINT STANDARD


(3)

(-1)<sup>S</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023.

# IEEE Single Precision and Double Precision Formats:







#### **DATA ALIGNMENT**

Double Word								
Word				Word				
Halfv	vord	Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
0	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable **EXCEPTION CODES** 

Number	Name		Number	Name	
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception	10	RI	Reserved Instruction
7 7	Aull	(load or instruction fetch)	10 KI		Exception
5 AdES		Address Error Exception	11	CpU	Coprocessor
	Muld	(store)	11	СРС	Unimplemented
6 IBE		Bus Error on	12	Ov	Arithmetic Overflow
0	IDL	Instruction Fetch	12	Ov	Exception
7	DBE	Bus Error on		Tr	Trap
_ ′	DDL	Load or Store	13		1
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

#### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$		$10^{15}, 2^{50}$	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
$10^6, 2^{20}$	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 <sup>-9</sup>	nano-	10-21	zepto-
$10^{12}, 2^{40}$	<sup>0</sup> Tera-	$10^{24}, 2^{80}$	Yotta-	10 <sup>-12</sup>	pico-	10-24	yocto-
The symbo	ol for each	prefix is jus	st its first	letter, e	except µ	is used	for micro