

Von Neumann Architecture






Image: Wikipedia

NPTTEL

Execution cycle




Credit: Based on notes from EC232 UMass – Amherst




Memory Issues

NPTTEL

Memory hierarchy



NPTTEL




- Notice that the data width is changing
 - Why?
- Bandwidth: Transfer rate between various levels
 - CPU-Cache: 24 GBps
 - Cache-Main: 0.5-6.4GBps
 - Main-Disk: 187MBps (serial ATA/1500)

Virtual Memory and Paging

Virtual memory
(per process)

Physical
memory




RAM


Disk

Memory Hierarchy Terminology

- **Hit**: data appears in upper level in block X
- **Hit Rate**: the fraction of memory accesses found in the upper level
- **Miss**: data needs to be retrieved from a block in the lower level (Block Y)
- **Miss Rate** = $1 - (\text{Hit Rate})$
- **Hit Time**: Time to access the upper level which consists of Time to determine hit/miss + upper level access time
- **Miss Penalty**: Time to replace a block in the upper level + Time to deliver the block to the processor
- Note: **Hit Time** << **Miss Penalty**



Current Memory Hierarchy



- **Cache - Main memory: Speed**
- **Main memory – Disk (virtual memory): Capacity**